loadpatents
Patent applications and USPTO patent grants for Cumming; Peter.The latest application filed is for "adjusting clock frequency".
Patent | Date |
---|---|
Efficiency-based clock frequency adjustment Grant 9,678,529 - Hlond , et al. June 13, 2 | 2017-06-13 |
Adjusting Clock Frequency App 20160062390 - Hlond; Marcin ;   et al. | 2016-03-03 |
Method and system for controlling clock frequency for active power management Grant 9,141,165 - Cumming , et al. September 22, 2 | 2015-09-22 |
Battery Operated Computer System App 20150113300 - Cumming; Peter ;   et al. | 2015-04-23 |
Booting an integrated circuit Grant 8,725,999 - Cumming , et al. May 13, 2 | 2014-05-13 |
Data transfer engine with delay circuitry for blocking transfers Grant 8,589,602 - Bond , et al. November 19, 2 | 2013-11-19 |
Clock configuration Grant 8,341,451 - Mangnall , et al. December 25, 2 | 2012-12-25 |
Active Power Management App 20120023352 - Cumming; Peter ;   et al. | 2012-01-26 |
Booting An Integrated Circuit App 20120005471 - Cumming; Peter ;   et al. | 2012-01-05 |
Booting an integrated circuit Grant 8,024,557 - Cumming , et al. September 20, 2 | 2011-09-20 |
DMA engine Grant 7,996,581 - Bond , et al. August 9, 2 | 2011-08-09 |
Dma Engine App 20110191507 - Bond; Andrew ;   et al. | 2011-08-04 |
Secure mode for processors supporting MMU and interrupts Grant 7,890,753 - Dahan , et al. February 15, 2 | 2011-02-15 |
DMA Engine App 20090287859 - Bond; Andrew ;   et al. | 2009-11-19 |
Clock Configuration App 20090273378 - Mangnall; Jon ;   et al. | 2009-11-05 |
Booting An Integrated Circuit App 20090172380 - Cumming; Peter | 2009-07-02 |
Booting An Integrated Circuit App 20090172383 - Cumming; Peter ;   et al. | 2009-07-02 |
Secure mode for processors supporting interrupts Grant 7,237,081 - Dahan , et al. June 26, 2 | 2007-06-26 |
Secure mode for processors supporting MMU Grant 7,120,771 - Dahan , et al. October 10, 2 | 2006-10-10 |
Flip flop with reduced leakage current Grant 6,781,411 - Steiss , et al. August 24, 2 | 2004-08-24 |
Flip flop with reduced leakage current App 20030141911 - Steiss, Donald E. ;   et al. | 2003-07-31 |
Secure mode for processors supporting interrupts App 20030140205 - Dahan, Franck ;   et al. | 2003-07-24 |
Secure mode for processors supporting MMU App 20030140244 - Dahan, Franck ;   et al. | 2003-07-24 |
Secure mode for processors supporting MMU and interrupts App 20030140245 - Dahan, Franck ;   et al. | 2003-07-24 |
Avoidance of cache synonyms Grant 5,946,705 - Cumming , et al. August 31, 1 | 1999-08-31 |
Cache memory Grant 5,873,115 - Cumming , et al. February 16, 1 | 1999-02-16 |
Apparatus and method for accessing a branch target buffer Grant 5,867,698 - Cumming , et al. February 2, 1 | 1999-02-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.