loadpatents
name:-0.014041185379028
name:-0.03600001335144
name:-0.010708093643188
Crotty; Patrick J. Patent Filings

Crotty; Patrick J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Crotty; Patrick J..The latest application filed is for "pulse-width modulation (pwm) control loop for power application".

Company Profile
9.41.22
  • Crotty; Patrick J. - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Power management integrated circuit integrating field effect transistors and programmable fabric
Grant 10,447,276 - Shankar , et al. Oc
2019-10-15
Adaptive analog blocks with digital wrappers integrated onto programmable fabric
Grant 10,425,082 - Shankar , et al. Sept
2019-09-24
Compensation memory (CM) for power application
Grant 10,396,800 - Shankar , et al. A
2019-08-27
Pulse-width modulation (PWM) control loop for power application
Grant 10,320,391 - Shankar , et al.
2019-06-11
Programmable analog and digital input/output for power application
Grant 10,312,911 - Birkner , et al.
2019-06-04
Programmable logic device with integrated high voltage power FET
Grant 10,291,229 - Shankar , et al.
2019-05-14
Pulse-width Modulation (pwm) Control Loop For Power Application
App 20190052272 - Shankar; Kapil ;   et al.
2019-02-14
Compensation Memory (cm) For Power Application
App 20190052275 - Shankar; Kapil ;   et al.
2019-02-14
Precision modulation timer (PMT) integrated in a programmable logic device
Grant 10,200,040 - Crotty , et al. Fe
2019-02-05
Method and apparatus for analog to digital error conversion with multiple symmetric transfer functions
Grant 10,200,056 - Samad , et al. Fe
2019-02-05
Noise-immune reference (NREF) integrated in a programmable logic device
Grant 10,171,085 - Crotty , et al. J
2019-01-01
Pulse-width modulation (PWM) control loop for power application
Grant 10,141,937 - Shankar , et al. Nov
2018-11-27
Compensation memory (CM) for power application
Grant 10,135,447 - Shankar , et al. November 20, 2
2018-11-20
Programmable Analog And Digital Input/output For Power Application
App 20180269876 - BIRKNER; John ;   et al.
2018-09-20
Method And Apparatus For Analog To Digital Error Conversion With Multiple Symmetric Transfer Functions
App 20180262202 - SAMAD; Maheen ;   et al.
2018-09-13
Scalable integrated MOSFET (SIM)
Grant 10,063,237 - Shankar , et al. August 28, 2
2018-08-28
Precision Modulation Timer (pmt) Integrated In A Programmable Logic Device
App 20180234097 - CROTTY; Patrick J. ;   et al.
2018-08-16
Noise-immune Reference (nref) Integrated In A Programmable Logic Device
App 20180205381 - CROTTY; Patrick J. ;   et al.
2018-07-19
Programmable analog and digital input/output for power application
Grant 10,003,338 - Birkner , et al. June 19, 2
2018-06-19
Method and apparatus for analog to digital error conversion with multiple symmetric transfer functions
Grant 9,998,135 - Samad , et al. June 12, 2
2018-06-12
Precision modulation timer (PMT) integrated in a programmable logic device
Grant 9,979,395 - Crotty , et al. May 22, 2
2018-05-22
Programmable Logic Device With Integrated High Voltage Power Fet
App 20180123596 - SHANKAR; Kapil ;   et al.
2018-05-03
Noise-immune reference (NREF) integrated in a programmable logic device
Grant 9,954,535 - Crotty , et al. April 24, 2
2018-04-24
Pulse-width Modulation (pwm) Control Loop For Power Application
App 20180048318 - Shankar; Kapil ;   et al.
2018-02-15
Method And Apparatus For Analog To Digital Error Conversion With Multiple Symmetric Transfer Functions
App 20180048324 - Samad; Maheen ;   et al.
2018-02-15
Programmable logic device with integrated high voltage power FET
Grant 9,887,699 - Shankar , et al. February 6, 2
2018-02-06
Compensation Memory (cm) For Power Application
App 20180026644 - SHANKAR; Kapil ;   et al.
2018-01-25
Programmable Analog And Digital Input/output For Power Application
App 20180026636 - BIRKNER; John ;   et al.
2018-01-25
Noise-immunie Reference (nref) Intergared In A Programmable Logic Device
App 20180026643 - CROTTY; Patrick J. ;   et al.
2018-01-25
Scalable Integrated Mosfet (sim)
App 20180026640 - SHANKAR; Kapil ;   et al.
2018-01-25
Precision Modulation Timer (pmt) Integrated In A Programmalbe Logic Device
App 20180026637 - CROTTY; Patrick J. ;   et al.
2018-01-25
Programmable Logic Device With Integrated High Voltage Power Fet
App 20170117900 - SHANKAR; Kapil ;   et al.
2017-04-27
Adaptive Analog Blocks With Digital Wrappers Integrated Onto Programmable Fabric
App 20170115718 - SHANKAR; Kapil ;   et al.
2017-04-27
Power Management Integrated Circuit Integrating Field Effect Transistors And Programmable Fabric
App 20170115717 - SHANKAR; Kapil ;   et al.
2017-04-27
Integrated circuit with programmable circuitry and an embedded processor system
Grant 9,454,498 - Allaire , et al. September 27, 2
2016-09-27
Integrated circuit with programmable circuitry and an embedded processor system
Grant 8,667,192 - Allaire , et al. March 4, 2
2014-03-04
Reducing power consumption in a segmented memory
Grant 8,503,264 - Narayanan , et al. August 6, 2
2013-08-06
Integrated circuit with adaptive VGG setting
Grant 8,354,671 - Im , et al. January 15, 2
2013-01-15
Hybrid integrated circuit device
Grant 8,293,547 - Karp , et al. October 23, 2
2012-10-23
Self power down integrated circuit
Grant 8,261,101 - Wijaya , et al. September 4, 2
2012-09-04
Integrated Circuit With Programmable Circuitry And An Embedded Processor System
App 20120221833 - Allaire; William E. ;   et al.
2012-08-30
Method and apparatus for configuring the internal memory cells of an integrated circuit
Grant 8,040,153 - O'Dwyer , et al. October 18, 2
2011-10-18
Hybrid Integrated Circuit Device
App 20110147949 - Karp; James ;   et al.
2011-06-23
Formation of a hybrid integrated circuit device
Grant 7,919,845 - Karp , et al. April 5, 2
2011-04-05
Suspend mode operation for reduced power
Grant 7,853,811 - Walstrum, Jr. , et al. December 14, 2
2010-12-14
Formation of a hybrid integrated circuit device
App 20090160482 - Karp; James ;   et al.
2009-06-25
Implementation of low power standby modes for integrated circuits
Grant 7,498,835 - Rahman , et al. March 3, 2
2009-03-03
Method and apparatus for RC triggered electrostatic discharge power clamp with hysteresis
Grant 7,372,679 - Ho , et al. May 13, 2
2008-05-13
Method and apparatus for generating a phase locked spread spectrum clock signal
Grant 7,254,157 - Crotty , et al. August 7, 2
2007-08-07
Configurable voltage bias circuit for controlling buffer delays
Grant 7,088,172 - Lesea , et al. August 8, 2
2006-08-08
Programmable logic device having heterogeneous programmable logic blocks
Grant 7,046,034 - Crotty , et al. May 16, 2
2006-05-16
Method and apparatus for a floating well RC triggered electrostatic discharge power clamp
Grant 6,972,939 - Ho , et al. December 6, 2
2005-12-06
Programmable logic device having heterogeneous programmable logic blocks
Grant 6,970,012 - Crotty , et al. November 29, 2
2005-11-29
Programmable logic device having heterogeneous programmable logic blocks
App 20050231235 - Crotty, Patrick J. ;   et al.
2005-10-20
Carry logic design having simplified timing modeling for a field programmable gate array
Grant 6,847,228 - Crotty , et al. January 25, 2
2005-01-25
Method and apparatus for reducing jitter and power dissipation in a delay line
Grant 6,847,246 - Kaviani , et al. January 25, 2
2005-01-25
FPGA lookup table with transmission gate structure for reliable low-voltage operation
Grant 6,809,552 - Pi , et al. October 26, 2
2004-10-26
Programmable Logic Device Having Heterogeneous Programmable Logic Blocks
App 20040178818 - Crotty, Patrick J. ;   et al.
2004-09-16
FPGA lookup table with transmission gate structure for reliable low-voltage operation
Grant 6,667,635 - Pi , et al. December 23, 2
2003-12-23
Repeater for buffering a signal on a long data line of a programmable logic device
Grant 6,664,807 - Crotty , et al. December 16, 2
2003-12-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed