loadpatents
Patent applications and USPTO patent grants for Cranford, Jr.; Hayden Clavie.The latest application filed is for "current mode logic circuit with multiple frequency modes".
Patent | Date |
---|---|
Current mode logic circuit with multiple frequency modes Grant 9,281,810 - Singh , et al. March 8, 2 | 2016-03-08 |
Current Mode Logic Circuit With Multiple Frequency Modes App 20150333743 - Singh; Guneet ;   et al. | 2015-11-19 |
Method and arrangements for link power reduction Grant 8,130,887 - Cranford, Jr. , et al. March 6, 2 | 2012-03-06 |
Clock and data recovery system and method for clock and data recovery based on a forward error correction Grant 8,054,926 - Cranford, Jr. , et al. November 8, 2 | 2011-11-08 |
Adaptive common mode bias for differential amplifier input circuits Grant 7,893,766 - Cranford, Jr. , et al. February 22, 2 | 2011-02-22 |
Driver circuit Grant 7,692,447 - Cranford, Jr. , et al. April 6, 2 | 2010-04-06 |
Reducing power consumption in signal detection Grant 7,684,517 - Cranford, Jr. , et al. March 23, 2 | 2010-03-23 |
Unified digital architecture Grant 7,646,839 - Cranford, Jr. , et al. January 12, 2 | 2010-01-12 |
Altering power consumption in communication links based on measured noise Grant 7,567,614 - Carballo , et al. July 28, 2 | 2009-07-28 |
Clock and data recovery system and method for clock and data recovery based on a forward error correction Grant 7,522,687 - Cranford, Jr. , et al. April 21, 2 | 2009-04-21 |
System And Method To Minimize Transition Time Between Circuit Operating Modes App 20090091375 - COX; Carrie Ellen ;   et al. | 2009-04-09 |
Systems and methods for controlling of electro-migration Grant 7,471,101 - Cranford, Jr. , et al. December 30, 2 | 2008-12-30 |
Driver Circuit App 20080284466 - Cranford, JR.; Hayden Clavie ;   et al. | 2008-11-20 |
Method and Arrangements for Link Power Reduction App 20080285695 - Cranford, JR.; Hayden Clavie ;   et al. | 2008-11-20 |
Altering power consumption in communication links based on measured noise Grant 7,418,032 - Carballo , et al. August 26, 2 | 2008-08-26 |
Systems and methods for controlling of electro-migration Grant 7,408,374 - Cranford, Jr. , et al. August 5, 2 | 2008-08-05 |
Reducing power consumption in signal detection Grant 7,406,135 - Cranford, Jr. , et al. July 29, 2 | 2008-07-29 |
Methods and arrangements for link power reduction Grant 7,397,876 - Cranford, Jr. , et al. July 8, 2 | 2008-07-08 |
Systems and methods for controlling of electro-migration Grant 7,339,390 - Cranford, Jr. , et al. March 4, 2 | 2008-03-04 |
Analog unidirectional serial link architecture Grant 7,142,624 - Cranford, Jr. , et al. November 28, 2 | 2006-11-28 |
Architecture for advanced serial link between two cards Grant 7,082,484 - Cranford, Jr. , et al. July 25, 2 | 2006-07-25 |
Electronic component value trimming systems Grant 7,081,842 - Cranford, Jr. , et al. July 25, 2 | 2006-07-25 |
Apparatus and method for oversampling with evenly spaced samples Grant 6,999,544 - Cranford, Jr. , et al. February 14, 2 | 2006-02-14 |
Analog unidirectional serial link architecture Grant 6,993,107 - Cranford, Jr. , et al. January 31, 2 | 2006-01-31 |
Unified digital architecture Grant 6,970,529 - Cranford, Jr. , et al. November 29, 2 | 2005-11-29 |
Apparatus and method for current demand distribution in electronic systems Grant 6,717,997 - Cranford, Jr. , et al. April 6, 2 | 2004-04-06 |
Adaptive interface apparatus and method for data terminal elements in a communication network transmitting and receiving ethernet over a shielded twisted pair cabling system Grant 6,332,166 - Cranford, Jr. , et al. December 18, 2 | 2001-12-18 |
CMOS device and circuit and method of operation dynamically controlling threshold voltage Grant 6,275,094 - Cranford, Jr. , et al. August 14, 2 | 2001-08-14 |
Data network drivers including balanced current supplies and related methods Grant 6,087,861 - Cranford, Jr. , et al. July 11, 2 | 2000-07-11 |
Controllable integrated linear attenuator for a D/A converter Grant 5,942,999 - Cranford, Jr. , et al. August 24, 1 | 1999-08-24 |
Low voltage CMOS analog multiplier with extended input dynamic range Grant 5,872,446 - Cranford, Jr. , et al. February 16, 1 | 1999-02-16 |
Compensating current source Grant 4,004,164 - Cranford, Jr. , et al. January 18, 1 | 1977-01-18 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.