loadpatents
name:-0.006558895111084
name:-0.0081570148468018
name:-0.00051999092102051
Crane; Scott Jay Patent Filings

Crane; Scott Jay

Patent Applications and Registrations

Patent applications and USPTO patent grants for Crane; Scott Jay.The latest application filed is for "semiconductor die mount by conformal die coating".

Company Profile
0.10.7
  • Crane; Scott Jay - Aromas CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor die mount by conformal die coating
Grant 9,824,999 - Crane , et al. November 21, 2
2017-11-21
Semiconductor Die Mount By Conformal Die Coating
App 20160104689 - Crane; Scott Jay ;   et al.
2016-04-14
Semiconductor die mount by conformal die coating
Grant 9,252,116 - Crane , et al. February 2, 2
2016-02-02
Semiconductor Die Mount By Conformal Die Coating
App 20140213020 - Crane; Scott Jay ;   et al.
2014-07-31
Electrically interconnected stacked die assemblies
Grant 8,723,332 - McElrea , et al. May 13, 2
2014-05-13
Semiconductor die mount by conformal die coating
Grant 8,704,379 - Crane , et al. April 22, 2
2014-04-22
Electrically interconnected stacked die assemblies
Grant 8,629,543 - McElrea , et al. January 14, 2
2014-01-14
Wafer level surface passivation of stackable integrated circuit chips
Grant 8,324,081 - McElrea , et al. December 4, 2
2012-12-04
Wafer Level Surface Passivation Of Stackable Integrated Circuit Chips
App 20110147943 - McElrea; Simon J. S. ;   et al.
2011-06-23
Wafer level surface passivation of stackable integrated circuit chips
Grant 7,923,349 - McElrea , et al. April 12, 2
2011-04-12
Electrically Interconnected Stacked Die Assemblies
App 20110037159 - McElrea; Simon J. S. ;   et al.
2011-02-17
Semiconductor Die Mount By Conformal Die Coating
App 20090065916 - Crane; Scott Jay ;   et al.
2009-03-12
Wafer Level Surface Passivation Of Stackable Integrated Circuit Chips
App 20080315434 - McElrea; Simon J.S. ;   et al.
2008-12-25
Electrically Interconnected Stacked Die Assemblies
App 20080303131 - McElrea; Simon J.S. ;   et al.
2008-12-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed