Craig; Jesse E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Craig; Jesse E..The latest application filed is for "functional simulation redundancy reduction by state comparison and pruning".

Company Profile

0.10.12

Craig; Jesse E. - Cambridge MA
Craig; Jesse E. - South Burlington VT
Craig; Jesse E. - Burlington VT
Craig; Jesse E. - S. Burlington VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Functional simulation redundancy reduction by state comparison and pruning Grant 8,539,404 - Craig , et al. September 17, 2	2013-09-17
Chip lockout protection scheme for integrated circuit devices and insertion thereof Grant 8,484,481 - Craig , et al. July 9, 2	2013-07-09
Functional Simulation Redundancy Reduction By State Comparison And Pruning App 20130080983 - Craig; Jesse E. ; et al.	2013-03-28
Verifying non-deterministic behavior of a design under test Grant 8,103,998 - Craig , et al. January 24, 2	2012-01-24
Chip Lockout Protection Scheme for Integrated Circuit Devices and Insertion Thereof App 20110016326 - Craig; Jesse E. ; et al.	2011-01-20
Design structure for dynamically selecting compiled instructions Grant 7,865,862 - Chou , et al. January 4, 2	2011-01-04
Method, apparatus and computer program product for dynamically selecting compiled instructions Grant 7,761,690 - Chou , et al. July 20, 2	2010-07-20
Multi-arm disk drive system having interleaved read/write operations and method of controlling same Grant 7,710,683 - Craig , et al. May 4, 2	2010-05-04
Virtual Computing And Display System And Method App 20090251474 - Chou; Deanna J. ; et al.	2009-10-08
Verifying Non-deterministic Behavior Of A Design Under Test App 20090210837 - Craig; Jesse E. ; et al.	2009-08-20
Design Structure for a Clock System for a Plurality of Functional Blocks App 20090172627 - Craig; Jesse E. ; et al.	2009-07-02
Design Structure For Dynamically Selecting Compiled Instructions App 20090125704 - Chou; Deanna J. ; et al.	2009-05-14
Method, Apparatus And Computer Program Product For Dynamically Selecting Compiled Instructions App 20090031111 - Chou; Deanna J. ; et al.	2009-01-29
Method Of Reducing Peak Power Consumption In An Integrated Circuit System App 20080270965 - Craig; Jesse E. ; et al.	2008-10-30
Multi-Arm Disk Drive System Having Interleaved Read/Write Operations and Method of Controlling Same App 20080225431 - Craig; Jesse E. ; et al.	2008-09-18
Multi-arm disk drive system having interleaved read/write operations and method of controlling same Grant 7,385,781 - Craig , et al. June 10, 2	2008-06-10
Multi-arm Disk Drive System Having Interleaved Read/write Operations And Method Of Controlling Same App 20080123213 - Craig; Jesse E. ; et al.	2008-05-29
Circuit design verification using checkpointing Grant 7,308,663 - Craig , et al. December 11, 2	2007-12-11
Circuit Design Verification Using Checkpointing App 20070074135 - Craig; Jesse E. ; et al.	2007-03-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.