Patent applications and USPTO patent grants for Cowan; Joseph W..The latest application filed is for "net segment analyzer for chip cad layout".
Patent | Date |
---|---|
Grounding mechanism for semiconductor devices Grant 6,864,563 - Cowan March 8, 2 | 2005-03-08 |
Net segment analyzer for chip CAD layout Grant 6,817,004 - Cowan , et al. November 9, 2 | 2004-11-09 |
Net segment analyzer for chip CAD layout App 20040143809 - Cowan, Joseph W. ;   et al. | 2004-07-22 |
Device under interface card with on-board testing Grant 6,747,473 - Cowan June 8, 2 | 2004-06-08 |
Device under test interface card with on-board testing App 20040059971 - Cowan, Joseph W. | 2004-03-25 |
Interconnector and method of connecting probes to a die for functional analysis Grant 6,605,951 - Cowan August 12, 2 | 2003-08-12 |
Grounded packaged semiconductor structure and manufacturing method therefor Grant 6,140,581 - Cowan , et al. October 31, 2 | 2000-10-31 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.