Corwin; Michael Paul

Patent Applications and Registrations

Patent applications and USPTO patent grants for Corwin; Michael Paul.The latest application filed is for "designated memory sub-channels for computing systems and environments".

Company Profile

2.12.7

Corwin; Michael Paul - Sunnyvale CA
Corwin, Michael Paul - Palo Alto CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods and systems for hardware acceleration of database operations and queries for a versioned database based on multiple hardware accelerators Grant 10,803,066 - Shau , et al. October 13, 2	2020-10-13
Accessing data in a column store database based on hardware compatible indexing and replicated reordered columns Grant 9,542,442 - Meiyyappan , et al. January 10, 2	2017-01-10
Designated memory sub-channels for computing systems and environments Grant 9,208,829 - Smith , et al. December 8, 2	2015-12-08
Methods and systems for hardware acceleration of streamed database operations and queries based on multiple hardware accelerators Grant 9,141,670 - Branscome , et al. September 22, 2	2015-09-22
Designated Memory Sub-channels For Computing Systems And Environments App 20150055391 - Smith; Norm Wayne ; et al.	2015-02-26
Accessing Data In A Column Store Database Based On Hardware Compatible Indexing And Replicated Reordered Columns App 20140324821 - Meiyyappan; Krishnan ; et al.	2014-10-30
Methods And Systems For Hardware Acceleration Of Database Operations And Queries For A Versioned Database Based On Multiple Hardware Accelerators App 20120117027 - Shau; James ; et al.	2012-05-10
Methods And Systems For Hardware Acceleration Of Streamed Database Operations And Queries Based On Multiple Hardware Accelerators App 20120047126 - Branscome; Jeremy L. ; et al.	2012-02-23
Method for processing branch operations App 20050066153 - Sharangpani, Harshvardhan ; et al.	2005-03-24
Method for processing branch operations Grant 6,611,910 - Sharangpani , et al. August 26, 2	2003-08-26
Method and apparatus for processing cache misses Grant 6,438,650 - Quach , et al. August 20, 2	2002-08-20
Method For Processing Branch Operations App 20020095566 - SHARANGPANI, HARSHVARDHAN ; et al.	2002-07-18
Method And Apparatus For Predicting Loop Exit Branches App 20020083310 - MORRIS, DALE ; et al.	2002-06-27
Validating prediction for branches in a cluster via comparison of predicted and condition selected tentative target addresses and validation of branch conditions Grant 6,304,960 - Yeh , et al. October 16, 2	2001-10-16
System for processing a cluster of instructions where the instructions are issued to the execution units having a priority order according to a template associated with the cluster of instructions Grant 6,240,510 - Yeh , et al. May 29, 2	2001-05-29
Instruction template for efficient processing clustered branch instructions Grant 6,237,077 - Sharangpani , et al. May 22, 2	2001-05-22
Detecting long latency pipeline stalls for thread switching Grant 6,016,542 - Gottlieb , et al. January 18, 2	2000-01-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.