loadpatents
Patent applications and USPTO patent grants for Corrigan; Brian E..The latest application filed is for "methods and apparatus for loading crc values into a crc cache in a storage controller".
Patent | Date |
---|---|
Methods and apparatus for managing cached CRC values in a storage controller Grant 6,772,289 - Corrigan August 3, 2 | 2004-08-03 |
Methods and apparatus for loading CRC values into a CRC cache in a storage controller Grant 6,760,814 - Corrigan July 6, 2 | 2004-07-06 |
Methods and apparatus for loading CRC values into a CRC cache in a storage controller App 20030115417 - Corrigan, Brian E. | 2003-06-19 |
Inter-bus bridge circuit with integrated loopback capability and method for use of same Grant 6,016,525 - Corrigan , et al. January 18, 2 | 2000-01-18 |
PCI bridge with upstream memory prefetch and buffered memory write disable address ranges Grant 5,983,306 - Corrigan , et al. November 9, 1 | 1999-11-09 |
Inter-bus bridge circuit with integrated memory port Grant 5,881,254 - Corrigan , et al. March 9, 1 | 1999-03-09 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.