loadpatents
name:-0.024604082107544
name:-0.023605108261108
name:-0.00041604042053223
Cooper; Troy L. Patent Filings

Cooper; Troy L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cooper; Troy L..The latest application filed is for "memory with low voltage mode operation".

Company Profile
0.26.21
  • Cooper; Troy L. - Goodfield IL US
  • Cooper; Troy L. - Austin TX US
  • Cooper; Troy L. - Canal Fulton OH
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus for providing support of a cantilevered component mounted to a rigid frame
Grant 8,727,033 - Kovach , et al. May 20, 2
2014-05-20
Integrated circuit having memory repair information storage and method therefor
Grant 8,634,263 - Kenkare , et al. January 21, 2
2014-01-21
Memory with low voltage mode operation
Grant 8,514,611 - Nguyen , et al. August 20, 2
2013-08-20
Data processor having multiple low power modes
Grant 8,489,906 - Ramaraju , et al. July 16, 2
2013-07-16
Soft error correction in a memory array and method thereof
Grant 8,365,036 - Ramaraju , et al. January 29, 2
2013-01-29
Integrated circuit memory having assisted access and method therefor
Grant 8,315,117 - Zhang , et al. November 20, 2
2012-11-20
Soft error and transient error detection device and methods therefor
Grant 8,255,748 - Moyer , et al. August 28, 2
2012-08-28
Memory having negative voltage write assist circuit and method therefor
Grant 8,120,975 - Kenkare , et al. February 21, 2
2012-02-21
Memory With Low Voltage Mode Operation
App 20120033520 - Nguyen; Huy B. ;   et al.
2012-02-09
Data Processor Having Multiple Low Power Modes
App 20110296211 - Ramaraju; Ravindraraj ;   et al.
2011-12-01
Circuit and method for avoiding soft errors in storage devices
Grant 8,042,071 - Moyer , et al. October 18, 2
2011-10-18
Integrated circuit having boosted array voltage and method therefor
Grant 8,031,549 - Kenkare , et al. October 4, 2
2011-10-04
SRAM with read and write assist
Grant 8,004,907 - Russell , et al. August 23, 2
2011-08-23
Soft Error Correction In A Memory Array And Method Thereof
App 20110066918 - Ramaraju; Ravindraraj ;   et al.
2011-03-17
Sram With Read And Write Assist
App 20100309736 - Russell; Andrew C. ;   et al.
2010-12-09
Integrated Circuit Having Memory Repair Information Storage And Method Therefor
App 20100277990 - Kenkare; Prashant U. ;   et al.
2010-11-04
Integrated Circuit Memory Having Assisted Access And Method Therefor
App 20100246298 - Zhang; Shayan ;   et al.
2010-09-30
Soft Error And Transient Error Detection Device And Methods Therefor
App 20100244918 - Moyer; William C. ;   et al.
2010-09-30
Memory Having Negative Voltage Write Assist Circuit And Method Therefor
App 20100188909 - Kenkare; Prashant U. ;   et al.
2010-07-29
Integrated Circuit Having Boosted Array Voltage And Method Therefor
App 20100072816 - Kenkare; Prashant U. ;   et al.
2010-03-25
Circuit And Method For Avoiding Soft Errors In Storage Devices
App 20090322411 - Moyer; William C. ;   et al.
2009-12-31
Multiple port memory with prioritized world line driver and method thereof
Grant 7,630,272 - Kenkare , et al. December 8, 2
2009-12-08
Embedded substrate interconnect for underside contact to source and drain regions
Grant 7,573,101 - Pelley, III , et al. August 11, 2
2009-08-11
Integrated circuit having a memory with low voltage read/write operation
Grant 7,542,369 - Kenkare , et al. June 2, 2
2009-06-02
Adjustable Scraper Blade System For Disk Harrows
App 20090000796 - Cooper; Troy L. ;   et al.
2009-01-01
Multiple Port Memory With Prioritized Word Line Driver And Method Thereof
App 20080198681 - Kenkare; Prashant U. ;   et al.
2008-08-21
Embedded Substrate Interconnect For Underside Contact To Source And Drain Regions
App 20080135938 - Pelley; Perry H. ;   et al.
2008-06-12
Embedded substrate interconnect for underside contact to source and drain regions
Grant 7,345,344 - Pelley, III , et al. March 18, 2
2008-03-18
Integrated Circuit Having A Memory With Low Voltage Read/write Operation
App 20080019206 - Kenkare; Prashant U. ;   et al.
2008-01-24
Disk Blade Scrapers for Tillage Apparatus
App 20080006417 - Cooper; Troy L. ;   et al.
2008-01-10
Disk Blade Scrapers for Tillage Apparatus
App 20080000657 - Cooper; Troy L. ;   et al.
2008-01-03
Disk Blade Scrapers for Tillage Apparatus
App 20080000655 - Cooper; Troy L. ;   et al.
2008-01-03
Integrated circuit having a memory with low voltage read/write operation
Grant 7,292,495 - Kenkare , et al. November 6, 2
2007-11-06
Disk blade scrapers for tillage apparatus
Grant 7,290,620 - Cooper , et al. November 6, 2
2007-11-06
Embedded substrate interconnect for underside contact to source and drain regions
App 20070200173 - Pelley; Perry H. III ;   et al.
2007-08-30
Integrated circuit having a low power mode and method therefor
Grant 7,215,188 - Ramaraju , et al. May 8, 2
2007-05-08
Data processing system having translation lookaside buffer valid bits with lock and method therefor
Grant 7,185,170 - Ramaraju , et al. February 27, 2
2007-02-27
Integrated circuit having a low power mode and method therefor
App 20060192596 - Ramaraju; Ravindraraj ;   et al.
2006-08-31
Data processing system having translation lookaside buffer valid bits with lock and method therefor
App 20060047935 - Ramaraju; Ravindraraj ;   et al.
2006-03-02
Disk blade scrapers for tillage apparatus
App 20050189126 - Cooper, Troy L. ;   et al.
2005-09-01
Circuit for electrostatic discharge protection
Grant 5,946,177 - Miller , et al. August 31, 1
1999-08-31
Novel catalyst for curing polyester resins and method for determining the degree of cure in polyester and epoxy resin systems
Grant 4,164,492 - Cooper August 14, 1
1979-08-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed