Coon; Brett W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Coon; Brett W..The latest application filed is for "programmable graphics processor for multithreaded execution of programs".

Company Profile

2.73.33

Coon; Brett W. - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Instructions for managing a parallel cache hierarchy Grant 10,365,930 - Nickolls , et al. July 30, 2	2019-07-30
Programmable graphics processor for multithreaded execution of programs Grant 10,217,184 - Lindholm , et al. Feb	2019-02-26
Cache operations and policies for a multi-threaded client Grant 9,952,977 - Heinrich , et al. April 24, 2	2018-04-24
Cooperative thread array reduction and scan operations Grant 9,830,197 - Fahs , et al. November 28, 2	2017-11-28
Programmable Graphics Processor For Multithreaded Execution Of Programs App 20170256022 - LINDHOLM; John Erik ; et al.	2017-09-07
Instructions For Managing A Parallel Cache Hierarchy App 20170235581 - NICKOLLS; John R. ; et al.	2017-08-17
Programmable graphics processor for multithreaded execution of programs Grant 9,659,339 - Lindholm , et al. May 23, 2	2017-05-23
Instructions for managing a parallel cache hierarchy Grant 9,639,479 - Nickolls , et al. May 2, 2	2017-05-02
Indirect function call instructions in a synchronous parallel thread processor Grant 9,639,365 - Coon , et al. May 2, 2	2017-05-02
Cooperative Thread Array Reduction And Scan Operations App 20160357560 - FAHS; Brian ; et al.	2016-12-08
Programmable Graphics Processor For Multithreaded Execution Of Programs App 20160300319 - LINDHOLM; John Erik ; et al.	2016-10-13
Cooperative thread array reduction and scan operations Grant 9,417,875 - Fahs , et al. August 16, 2	2016-08-16
Coalescing memory barrier operations across multiple parallel threads Grant 9,223,578 - Nickolls , et al. December 29, 2	2015-12-29
Credit-based streaming multiprocessor warp scheduling Grant 9,189,242 - Lindholm , et al. November 17, 2	2015-11-17
Programmable graphics processor for multithreaded execution of programs Grant 8,860,737 - Lindholm , et al. October 14, 2	2014-10-14
Programmable Graphics Processor For Multithreaded Execution Of Programs App 20140285500 - LINDHOLM; John Erik ; et al.	2014-09-25
Efficient implementation of arrays of structures on SIMT and SIMD architectures Grant 8,751,771 - Fahs , et al. June 10, 2	2014-06-10
Thread group scheduler for computing on a parallel thread processor Grant 8,732,713 - Coon , et al. May 20, 2	2014-05-20
Systems and method for managing divergent threads in a SIMD architecture Grant 8,667,256 - Coon , et al. March 4, 2	2014-03-04
Shared single-access memory with management of multiple parallel requests Grant 8,645,638 - Coon , et al. February 4, 2	2014-02-04
Cooperative Thread Array Reduction And Scan Operations App 20140019724 - FAHS; Brian ; et al.	2014-01-16
Configurable cache for multiple clients Grant 8,595,425 - Minkin , et al. November 26, 2	2013-11-26
Support for non-local returns in parallel thread SIMD engine Grant 8,572,355 - Rozas , et al. October 29, 2	2013-10-29
Cooperative thread array reduction and scan operations Grant 8,539,204 - Fahs , et al. September 17, 2	2013-09-17
Trap handler architecture for a parallel processing unit Grant 8,522,000 - Shebanow , et al. August 27, 2	2013-08-27
Indirect Function Call Instructions In A Synchronous Parallel Thread Processor App 20130138926 - Coon; Brett W. ; et al.	2013-05-30
Programmable graphics processor for multithreaded execution of programs Grant 8,405,665 - Lindholm , et al. March 26, 2	2013-03-26
Lock mechanism to enable atomic updates to shared memory Grant 8,375,176 - Coon , et al. February 12, 2	2013-02-12
Maximized memory throughput on parallel processing devices Grant 8,327,123 - Juffa , et al. December 4, 2	2012-12-04
Indirect function call instructions in a synchronous parallel thread processor Grant 8,312,254 - Coon , et al. November 13, 2	2012-11-13
Unified addressing and instructions for accessing parallel memory spaces Grant 8,271,763 - Nickolls , et al. September 18, 2	2012-09-18
Programmable Graphics Processor For Multithreaded Execution Of Programs App 20120218267 - Lindholm; John Erik ; et al.	2012-08-30
Shared Single-access Memory With Management Of Multiple Parallel Requests App 20120221808 - Coon; Brett W. ; et al.	2012-08-30
Shader performance registers Grant 8,253,748 - Allen , et al. August 28, 2	2012-08-28
Hierarchical processor array Grant 8,237,705 - Lindholm , et al. August 7, 2	2012-08-07
Scoreboard having size indicators for tracking sequential destination register usage in a multi-threaded processor Grant 8,225,076 - Coon , et al. July 17, 2	2012-07-17
Shared single-access memory with management of multiple parallel requests Grant 8,176,265 - Coon , et al. May 8, 2	2012-05-08
Programmable graphics processor for multithreaded execution of programs Grant 8,174,531 - Lindholm , et al. May 8, 2	2012-05-08
Thread Group Scheduler For Computing On A Parallel Thread Processor App 20120110586 - Coon; Brett W. ; et al.	2012-05-03
Subdividing a shader program Grant 8,159,496 - Lindholm , et al. April 17, 2	2012-04-17
Efficient Implementation Of Arrays Of Structures On Simt And Simd Architectures App 20120089792 - FAHS; Brian ; et al.	2012-04-12
Lock Mechanism To Enable Atomic Updates To Shared Memory App 20120036329 - Coon; Brett W. ; et al.	2012-02-09
Hierarchical Processor Array App 20120026175 - Lindholm; John Erik ; et al.	2012-02-02
Shared memory with parallel access and access conflict resolution mechanism Grant 8,108,625 - Coon , et al. January 31, 2	2012-01-31
Soldier-on mode to control processor error handling behavior Grant 8,095,829 - Coon , et al. January 10, 2	2012-01-10
Hierarchical processor array Grant 8,077,174 - Lindholm , et al. December 13, 2	2011-12-13
Managing state information for a multi-threaded processor Grant 8,074,224 - Nordquist , et al. December 6, 2	2011-12-06
Lock mechanism to enable atomic updates to shared memory Grant 8,055,856 - Coon , et al. November 8, 2	2011-11-08
Shared Single Access Memory With Management Of Multiple Parallel Requests App 20110252204 - Coon; Brett W. ; et al.	2011-10-13
Maximized Memory Throughput On Parallel Processing Devices App 20110173414 - Juffa; Norbert ; et al.	2011-07-14
Scheduler in multi-threaded processor prioritizing instructions passing qualification rule Grant 7,949,855 - Mills , et al. May 24, 2	2011-05-24
Maximized memory throughput using cooperative thread arrays Grant 7,925,860 - Juffa , et al. April 12, 2	2011-04-12
Cache Operations and Policies For A Multi-Threaded Client App 20110078381 - HEINRICH; Steven James ; et al.	2011-03-31
Cooperative Thread Array Reduction And Scan Operations App 20110078417 - FAHS; Brian ; et al.	2011-03-31
Trap Handler Architecture For A Parallel Processing Unit App 20110078427 - Shebanow; Michael C. ; et al.	2011-03-31
Coalescing Memory Barrier Operations Across Multiple Parallel Threads App 20110078692 - NICKOLLS; John R. ; et al.	2011-03-31
Support for Non-Local Returns in Parallel Thread SIMD Engine App 20110078418 - Rozas; Guillermo Juan ; et al.	2011-03-31
Unified Addressing and Instructions for Accessing Parallel Memory Spaces App 20110078406 - Nickolls; John R. ; et al.	2011-03-31
Configurable Cache For Multiple Clients App 20110078367 - Minkin; Alexander L. ; et al.	2011-03-31
Credit-Based Streaming Multiprocessor Warp Scheduling App 20110072244 - Lindholm; John Erik ; et al.	2011-03-24
Instructions For Managing A Parallel Cache Hierarchy App 20110072213 - NICKOLLS; John R. ; et al.	2011-03-24
Structured programming control flow in a SIMD architecture Grant 7,877,585 - Coon , et al. January 25, 2	2011-01-25
Register based queuing for texture requests Grant 7,864,185 - Lindholm , et al. January 4, 2	2011-01-04
Operand collector architecture Grant 7,834,881 - Liu , et al. November 16, 2	2010-11-16
System and method for processing thread groups in a SIMD architecture Grant 7,836,276 - Coon , et al. November 16, 2	2010-11-16
Generating event signals for performance register control using non-operative instructions Grant 7,809,928 - Allen , et al. October 5, 2	2010-10-05
Multi-threaded stack cache Grant 7,805,573 - Coon September 28, 2	2010-09-28
Synchronization of threads in a cooperative thread array Grant 7,788,468 - Nickolls , et al. August 31, 2	2010-08-31
Processing an indirect branch instruction in a SIMD architecture Grant 7,761,697 - Coon , et al. July 20, 2	2010-07-20
Apparatus and method for debugging a graphics processing unit in response to a debug instruction Grant 7,711,990 - Nickolls , et al. May 4, 2	2010-05-04
Single interconnect providing read and write access to a memory shared by concurrent threads Grant 7,680,988 - Nickolls , et al. March 16, 2	2010-03-16
Register file allocation Grant 7,634,621 - Coon , et al. December 15, 2	2009-12-15
Structured programming control flow using a disable mask in a SIMD architecture Grant 7,617,384 - Coon , et al. November 10, 2	2009-11-10
Apparatus and method for monitoring and debugging a graphics processing unit Grant 7,600,155 - Nickolls , et al. October 6, 2	2009-10-06
Lock Mechanism to Enable Atomic Updates to Shared Memory App 20090240860 - Coon; Brett W. ; et al.	2009-09-24
Indirect Function Call Instructions in a Synchronous Parallel Thread Processor App 20090240931 - Coon; Brett W. ; et al.	2009-09-24
Subdividing a shader program Grant 7,542,043 - Lindholm , et al. June 2, 2	2009-06-02
System and method for managing divergent threads using synchronization tokens and program instructions that include set-synchronization bits Grant 7,543,136 - Coon , et al. June 2, 2	2009-06-02
Register based queuing for texture requests Grant 7,456,835 - Lindholm , et al. November 25, 2	2008-11-25
Tracking register usage during multithreaded processing using a scoreboard having separate memory regions and storing sequential register size indicators Grant 7,434,032 - Coon , et al. October 7, 2	2008-10-07
Prioritized issuing of operation dedicated execution unit tagged instructions from multiple different type threads performing different set of operations Grant 7,418,576 - Lindholm , et al. August 26, 2	2008-08-26
Hierarchical Processor Array App 20080143730 - Lindholm; John Erik ; et al.	2008-06-19
Operand Collector Architecture App 20080109611 - Liu; Samuel ; et al.	2008-05-08
Scheduling instructions from multi-thread instruction buffer based on phase boundary qualifying rule for phases of math and data access operations with better caching Grant 7,366,878 - Mills , et al. April 29, 2	2008-04-29
System and method for managing divergent threads in a SIMD architecture Grant 7,353,369 - Coon , et al. April 1, 2	2008-04-01
A Programmable Graphics Processor For Multithreaded Execution of Programs App 20080024506 - Lindholm; John Erik ; et al.	2008-01-31
System and method for grouping execution threads App 20070143582 - Coon; Brett W. ; et al.	2007-06-21
System and method for processing thread groups in a SIMD architecture App 20070130447 - Coon; Brett W. ; et al.	2007-06-07
Register based queuing for texture requests App 20060119607 - Lindholm; John Erik ; et al.	2006-06-08
Register based queuing for texture requests Grant 7,027,062 - Lindholm , et al. April 11, 2	2006-04-11
Register based queuing for texture requests App 20050190195 - Lindholm, John Erik ; et al.	2005-09-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.