loadpatents
name:-0.01996898651123
name:-0.018221855163574
name:-0.0036780834197998
CONNER; Dennis Lee Patent Filings

CONNER; Dennis Lee

Patent Applications and Registrations

Patent applications and USPTO patent grants for CONNER; Dennis Lee.The latest application filed is for "semiconductor package structures and methods of manufacture".

Company Profile
1.10.11
  • CONNER; Dennis Lee - Peoria AZ
  • Conner; Dennis Lee - Glendale AZ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor Package Structures And Methods Of Manufacture
App 20220084920 - ST. GERMAIN; Stephen ;   et al.
2022-03-17
Semiconductor package structures and methods of manufacture
Grant 11,217,515 - St. Germain , et al. January 4, 2
2022-01-04
Single or multi chip module package and related methods
Grant 10,522,448 - St. Germain , et al. Dec
2019-12-31
Semiconductor Package Structures And Methods Of Manufacture
App 20190385939 - ST. GERMAIN; Stephen ;   et al.
2019-12-19
Single Or Multi Chip Module Package And Related Methods
App 20180096925 - St. Germain; Stephen ;   et al.
2018-04-05
Holes and dimples to control solder flow
Grant 9,911,684 - St. Germain , et al. March 6, 2
2018-03-06
Holes And Dimples To Control Solder Flow
App 20180053712 - ST. GERMAIN; Stephen ;   et al.
2018-02-22
Single or multi chip module package and related methods
Grant 9,870,986 - St. Germain , et al. January 16, 2
2018-01-16
Semiconductor die singulation method
Grant 9,847,219 - Burghout , et al. December 19, 2
2017-12-19
Single Or Multi Chip Module Package And Related Methods
App 20170110391 - ST. GERMAIN; Stephen ;   et al.
2017-04-20
Single or multi chip module package and related methods
Grant 9,558,968 - St. Germain , et al. January 31, 2
2017-01-31
Semiconductor Die Singulation Method
App 20170004965 - BURGHOUT; William F. ;   et al.
2017-01-05
Semiconductor die singulation method
Grant 9,484,210 - Burghout , et al. November 1, 2
2016-11-01
Single Or Multi Chip Module Package And Related Methods
App 20160079095 - St. Germain; Stephen ;   et al.
2016-03-17
Semiconductor Die Singulation Method
App 20150228494 - Burghout; William F. ;   et al.
2015-08-13
Semiconductor die singulation method
Grant 9,034,733 - Burghout , et al. May 19, 2
2015-05-19
Semiconductor Die Singulation Method
App 20140134828 - Burghout; William F. ;   et al.
2014-05-15
Semiconductor die singulation method
Grant 8,664,089 - Burghout , et al. March 4, 2
2014-03-04
Semiconductor Die Singulation Method
App 20140051232 - Burghout; William F. ;   et al.
2014-02-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed