loadpatents
name:-0.013720989227295
name:-0.026427030563354
name:-0.0099730491638184
Colwell; Regis Patent Filings

Colwell; Regis

Patent Applications and Registrations

Patent applications and USPTO patent grants for Colwell; Regis.The latest application filed is for "producing a net topolgy pattern as a constraint upon routing of signal paths in an integrated circuit design".

Company Profile
2.10.2
  • Colwell; Regis - Gibsonia PA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and system for performing cross-validation for model-based layout recommendations
Grant 10,699,051 - Zhang , et al.
2020-06-30
Method and system for automatically extracting layout design patterns for custom layout design reuse through interactive recommendations
Grant 10,628,546 - Colwell , et al.
2020-04-21
Method and apparatus for placement and routing of analog components
Grant 9,990,461 - Colwell , et al. June 5, 2
2018-06-05
Implementing designs of guard ring and fill structures from simple unit cells
Grant 9,202,000 - Colwell , et al. December 1, 2
2015-12-01
Methods, systems, and articles of manufacture for implementing interactive, real-time checking or verification of complex constraints
Grant 9,064,063 - Yu , et al. June 23, 2
2015-06-23
Producing a net topology pattern as a constraint upon routing of signal paths in an integrated circuit design
Grant 8,806,405 - Colwell , et al. August 12, 2
2014-08-12
Producing A Net Topolgy Pattern As A Constraint Upon Routing Of Signal Paths In An Integrated Circuit Design
App 20140123094 - Colwell; Regis ;   et al.
2014-05-01
Methods, systems, and computer program product for implementing electronic designs with connectivity and constraint awareness
Grant 8,694,943 - Yu , et al. April 8, 2
2014-04-08
Registry for electronic design automation of integrated circuits
Grant 7,945,890 - Colwell , et al. May 17, 2
2011-05-17
Registry For Electronic Design Automation Of Integrated Circuits
App 20090113369 - Colwell; Regis ;   et al.
2009-04-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed