Colombeau; Benjamin
Patent Applications and Registrations
Patent applications and USPTO patent grants for Colombeau; Benjamin.The latest application filed is for "gate all around device with fully-depleted silicon-on-insulator".
Company Profile
20.37.49
- Colombeau; Benjamin - Sunnyvale CA
- Colombeau; Benjamin - San Jose CA
- COLOMBEAU; Benjamin - Salem MA
- Colombeau; Benjamin - Singapore N/A SG
Patent Activity
| Patent | Date |
|---|---|
| Gate interface engineering with doped layer Grant 11,456,178 - Hung , et al. September 27, 2 | 2022-09-27 |
| Gate all around I/O engineering Grant 11,450,759 - Hung , et al. September 20, 2 | 2022-09-20 |
| Doping techniques Grant 11,443,948 - Aderhold , et al. September 13, 2 | 2022-09-13 |
| Gate All Around Device With Fully-depleted Silicon-on-insulator App 20220246742 - Pal; Ashish ; et al. | 2022-08-04 |
| Threshold Voltage Modulation For Gate-all-around Fet Architecture App 20220238680 - HUNG; Steven C. H. ; et al. | 2022-07-28 |
| Methods for GAA I/O formation by selective epi regrowth Grant 11,393,916 - Colombeau , et al. July 19, 2 | 2022-07-19 |
| Methods and apparatus for integrated selective monolayer doping Grant 11,373,871 - Colombeau , et al. June 28, 2 | 2022-06-28 |
| Integrated CMOS Source Drain Formation With Advanced Control App 20220199804 - Colombeau; Benjamin ; et al. | 2022-06-23 |
| Formation Of Gate All Around Device App 20220123123 - Kim; Myungsun ; et al. | 2022-04-21 |
| Integrated CMOS source drain formation with advanced control Grant 11,309,404 - Colombeau , et al. April 19, 2 | 2022-04-19 |
| Cap oxidation for FinFET formation Grant 11,271,097 - Hung , et al. March 8, 2 | 2022-03-08 |
| Stress Incorporation In Semiconductor Devices App 20220059698 - Pal; Ashish ; et al. | 2022-02-24 |
| Integrated Flowable Low-k Gap-fill And Plasma Treatment App 20220037147 - Kim; Myungsun ; et al. | 2022-02-03 |
| Conformal Oxidation For Gate All Around Nanosheet I/o Device App 20220037529 - Kim; Myungsun ; et al. | 2022-02-03 |
| Selective Silicon Etch For Gate All Around Transistors App 20220005937 - Stolfi; Michael ; et al. | 2022-01-06 |
| Gate Interface Engineering With Doped Layer App 20210398814 - Hung; Steven C. H. ; et al. | 2021-12-23 |
| Diffusion barrier layer Grant 11,189,479 - Colombeau , et al. November 30, 2 | 2021-11-30 |
| Horizontal gate all around and FinFET device isolation Grant 11,145,761 - Sun , et al. October 12, 2 | 2021-10-12 |
| Treatments To Improve Device Performance App 20210193468 - Hung; Steven C.H. ; et al. | 2021-06-24 |
| Gate all-around device Grant 11,024,746 - Teo , et al. June 1, 2 | 2021-06-01 |
| Cap Oxidation For Finfet Formation App 20210134986 - Hung; Steven C. ; et al. | 2021-05-06 |
| Horizontal Gaa Nano-wire And Nano-slab Transistors App 20210119005 - Colombeau; Benjamin ; et al. | 2021-04-22 |
| Methods For Gaa I/o Formation By Selective Epi Regrowth App 20210119021 - Colombeau; Benjamin ; et al. | 2021-04-22 |
| Gate All Around I/O Engineering App 20210104617 - Hung; Steven C.H. ; et al. | 2021-04-08 |
| Integrated semiconductor processing Grant 10,861,722 - Colombeau , et al. December 8, 2 | 2020-12-08 |
| Diffusion Barrier Layer App 20200357629 - Colombeau; Benjamin ; et al. | 2020-11-12 |
| Gate All-Around Device App 20200220026 - Teo; Russell Chin Yee ; et al. | 2020-07-09 |
| Methods And Apparatus For Integrated Selective Monolayer Doping App 20200161134 - COLOMBEAU; BENJAMIN ; et al. | 2020-05-21 |
| Scaled Liner Layer For Isolation Structure App 20200161171 - COLOMBEAU; Benjamin ; et al. | 2020-05-21 |
| Integrated Semiconductor Processing App 20200152493 - COLOMBEAU; Benjamin ; et al. | 2020-05-14 |
| Gate all-around device Grant 10,629,752 - Teo , et al. | 2020-04-21 |
| Gate All-Around Device App 20200119203 - Teo; Russell Chin Yee ; et al. | 2020-04-16 |
| Methods Of Forming Silicon-Containing Layers App 20200075332 - Swenberg; Johanes F. ; et al. | 2020-03-05 |
| Horizontal gate all around device isolation Grant 10,573,719 - Sun , et al. Feb | 2020-02-25 |
| Doping Techniques App 20200051818 - Aderhold; Wolfgang ; et al. | 2020-02-13 |
| Horizontal Gate All Around And Finfet Device Isolation App 20200035822 - SUN; Shiyu ; et al. | 2020-01-30 |
| Integrated CMOS Source Drain Formation With Advanced Control App 20200013878 - Colombeau; Benjamin ; et al. | 2020-01-09 |
| Horizontal gate all around and FinFET device isolation Grant 10,490,666 - Sun , et al. Nov | 2019-11-26 |
| Forming non-line-of-sight source drain extension in an NMOS FINFET using n-doped selective epitaxial growth Grant 10,483,355 - Bauer , et al. Nov | 2019-11-19 |
| Method for fabricating asymmetrical three dimensional device Grant 10,381,465 - Sun , et al. A | 2019-08-13 |
| Imaging of crystalline defects Grant 10,347,462 - Shemesh , et al. July 9, 2 | 2019-07-09 |
| Imaging Of Crystalline Defects App 20190180975 - Shemesh; Dror ; et al. | 2019-06-13 |
| Forming Non-line-of-sight Source Drain Extension In An Nmos Finfet Using N-doped Selective Epitaxial Growth App 20180240893 - BAUER; Matthias ; et al. | 2018-08-23 |
| Forming Non-line-of-sight Source Drain Extension In An Nmos Finfet Using N-doped Selective Epitaxial Growth App 20180069100 - BAUER; Matthias ; et al. | 2018-03-08 |
| Horizontal Gate All Around And Finfet Device Isolation App 20180061978 - SUN; Shiyu ; et al. | 2018-03-01 |
| Horizontal gate all around and FinFET device isolation Grant 9,865,735 - Sun , et al. January 9, 2 | 2018-01-09 |
| Forming non-line-of-sight source drain extension in an nMOS finFET using n-doped selective epitaxial growth Grant 9,853,129 - Bauer , et al. December 26, 2 | 2017-12-26 |
| Forming Non-line-of-sight Source Drain Extension In An Nmos Finfet Using N-doped Selective Epitaxial Growth App 20170330960 - BAUER; Matthias ; et al. | 2017-11-16 |
| Method for fabricating three dimensional device Grant 9,748,364 - Sun , et al. August 29, 2 | 2017-08-29 |
| Techniques for increased dopant activation in compound semiconductors Grant 9,576,819 - Hatem , et al. February 21, 2 | 2017-02-21 |
| Horizontal Gate All Around Device Isolation App 20170018624 - SUN; Shiyu ; et al. | 2017-01-19 |
| Horizontal Gate All Around And Finfet Device Isolation App 20160336405 - SUN; Shiyu ; et al. | 2016-11-17 |
| Method For Fabricating Three Dimensional Device App 20160315176 - Sun; Shiyu ; et al. | 2016-10-27 |
| Method For Fabricating Asymmetrical Three Dimensional Device App 20160315177 - Sun; Shiyu ; et al. | 2016-10-27 |
| Horizontal gate all around device isolation Grant 9,460,920 - Sun , et al. October 4, 2 | 2016-10-04 |
| Method for improving fin isolation Grant 9,455,196 - Pradhan , et al. September 27, 2 | 2016-09-27 |
| Gallium ION source and materials therefore Grant 9,396,902 - Biloiu , et al. July 19, 2 | 2016-07-19 |
| Method For Improving Fin Isolation App 20160133523 - Pradhan; Nilay A. ; et al. | 2016-05-12 |
| Technique for selectively processing three dimensional device Grant 9,337,314 - Pradhan , et al. May 10, 2 | 2016-05-10 |
| Techniques For Increased Dopant Activation In Compound Semiconductors App 20150364325 - Hatem; Christopher R. ; et al. | 2015-12-17 |
| Method of reducing contact resistance Grant 8,999,800 - Khaja , et al. April 7, 2 | 2015-04-07 |
| Method and apparatus to reduce thermal variations within an integrated circuit die using thermal proximity correction Grant 8,860,142 - Poon , et al. October 14, 2 | 2014-10-14 |
| Method Of Reducing Contact Resistance App 20140162442 - Khaja; Fareen Adeni ; et al. | 2014-06-12 |
| Technique For Selectively Processing Three Dimensional Device App 20140162414 - Pradhan; Nilay A. ; et al. | 2014-06-12 |
| FinFET device fabrication using thermal implantation Grant 8,722,431 - Pradhan , et al. May 13, 2 | 2014-05-13 |
| Gallium ION Source and Materials Therefore App 20130313971 - Biloiu; Costel ; et al. | 2013-11-28 |
| Finfet Device Fabrication Using Thermal Implantation App 20130252349 - Pradhan; Nilay Anil ; et al. | 2013-09-26 |
| Method And Apparatus To Reduce Thermal Variations Within An Integrated Circuit Die Using Thermal Proximity Correction App 20130099321 - Poon; Debora Chyiu Hyia ; et al. | 2013-04-25 |
| Method for fabricating semiconductor devices with reduced junction diffusion Grant 8,354,321 - Colombeau , et al. January 15, 2 | 2013-01-15 |
| Method and apparatus to reduce thermal variations within an integrated circuit die using thermal proximity correction Grant 8,293,544 - Poon , et al. October 23, 2 | 2012-10-23 |
| Method For Fabricating Semiconductor Devices With Reduced Junction Diffusion App 20120034745 - COLOMBEAU; Benjamin ; et al. | 2012-02-09 |
| Low temperature ion implantation Grant 8,101,528 - Hatem , et al. January 24, 2 | 2012-01-24 |
| Method for fabricating semiconductor devices with shallow diffusion regions Grant 8,101,487 - Tan , et al. January 24, 2 | 2012-01-24 |
| Method for fabricating semiconductor devices with reduced junction diffusion Grant 8,053,340 - Colombeau , et al. November 8, 2 | 2011-11-08 |
| Optimized halo or pocket cold implants Grant 8,012,843 - Hatem , et al. September 6, 2 | 2011-09-06 |
| Optimized Halo Or Pocket Cold Implants App 20110033998 - Hatem; Christopher R. ; et al. | 2011-02-10 |
| Cold Implant For Optimized Silicide Formation App 20110034014 - Hatem; Christopher R. ; et al. | 2011-02-10 |
| Low Temperature Ion Implantation App 20110034013 - Hatem; Christopher R. ; et al. | 2011-02-10 |
| Method and apparatus to reduce thermal variations within an integrated circuit die using thermal proximity correction App 20100019329 - Poon; Debora Chyiu Hyia ; et al. | 2010-01-28 |
| Method For Fabricating Semiconductor Devices With Shallow Diffusion Regions App 20090286373 - TAN; Dexter Xueming ; et al. | 2009-11-19 |
| Method For Fabricating Semiconductor Devices With Reduced Junction Diffusion App 20090087971 - COLOMBEAU; Benjamin ; et al. | 2009-04-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 