loadpatents
name:-0.005047082901001
name:-0.011373996734619
name:-0.00051593780517578
Collins; Hansel A. Patent Filings

Collins; Hansel A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Collins; Hansel A..The latest application filed is for "multiple-input, single-exit delay line architecture".

Company Profile
0.9.3
  • Collins; Hansel A. - Mountain View CA
  • Collins; Hansel A. - Clinton MA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Multiple-input, single-exit delay line architecture
Grant 7,173,468 - Collins , et al. February 6, 2
2007-02-06
Multiple-input, single-exit delay line architecture
App 20060066372 - Collins; Hansel A. ;   et al.
2006-03-30
Relative dynamic skew compensation of parallel data lines
App 20050229049 - Collins, Hansel A.
2005-10-13
Relative dynamic skew compensation of parallel data lines
Grant 6,907,552 - Collins June 14, 2
2005-06-14
Relative dynamic skew compensation of parallel data lines
App 20030046618 - Collins, Hansel A.
2003-03-06
System and method to reduce jitter in digital delay-locked loops
Grant 5,790,612 - Chengson , et al. August 4, 1
1998-08-04
Memory bank management and arbitration in multiprocessor computer system
Grant 5,412,788 - Collins , et al. May 2, 1
1995-05-02
Method and apparatus for clock skew reduction through remote delay regulation
Grant 5,369,640 - Watson , et al. November 29, 1
1994-11-29
Method and apparatus for performing diagnosis scanning of a memory unit regardless of the state of the system clock and without affecting the store data
Grant 5,313,623 - Chinnaswamy , et al. May 17, 1
1994-05-17
Method and apparatus for clock skew reduction through absolute delay regulation
Grant 5,309,035 - Watson, Jr. , et al. * May 3, 1
1994-05-03
Method and apparatus for clock skew reduction through absolute delay regulation
Grant 5,272,390 - Watson, Jr. , et al. December 21, 1
1993-12-21
Memory selftest method and apparatus same
Grant 5,033,048 - Pierce , et al. July 16, 1
1991-07-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed