loadpatents
Patent applications and USPTO patent grants for Collaert; Nadine.The latest application filed is for "cointegration of gallium nitride and silicon".
Patent | Date |
---|---|
Cointegration of gallium nitride and silicon Grant 11,322,390 - Walke , et al. May 3, 2 | 2022-05-03 |
Method for forming a qubit device Grant 10,930,750 - Merckling , et al. February 23, 2 | 2021-02-23 |
Cointegration Of Gallium Nitride And Silicon App 20200328108 - Walke; Amey Mahadev ;   et al. | 2020-10-15 |
Protecting a substrate region during fabrication of a FET sensor Grant 10,768,138 - Martens , et al. Sep | 2020-09-08 |
Sequential Integration Process App 20190273115 - Walke; Amey Mahadev ;   et al. | 2019-09-05 |
Sequential integration process Grant 10,367,031 - Walke , et al. July 30, 2 | 2019-07-30 |
Method For Forming A Qubit Device App 20190214474 - Merckling; Clement ;   et al. | 2019-07-11 |
Semi-sequential 3D integration Grant 10,347,536 - Walke , et al. July 9, 2 | 2019-07-09 |
Protecting a Substrate Region During Fabrication of a FET Sensor App 20190195827 - Martens; Koen ;   et al. | 2019-06-27 |
FET biosensor Grant 10,309,925 - Collaert , et al. | 2019-06-04 |
Micro-stimulation and data acquisition from biological cells Grant 10,274,452 - Collaert , et al. | 2019-04-30 |
Semi-sequential 3D Integration App 20190096764 - Walke; Amey Mahadev ;   et al. | 2019-03-28 |
Monolithic integration of semiconductor materials Grant 10,236,183 - Walke , et al. | 2019-03-19 |
Method for Forming a Vertical Channel Device, and a Vertical Channel Device App 20190081156 - Veloso; Anabela ;   et al. | 2019-03-14 |
Semi-sequential 3D integration Grant 10,163,714 - Walke , et al. Dec | 2018-12-25 |
Sequential Integration Process App 20180076260 - Walke; Amey Mahadev ;   et al. | 2018-03-15 |
Semi-sequential 3D Integration App 20180068898 - Walke; Amey Mahadev ;   et al. | 2018-03-08 |
Monolithic Integration of Semiconductor Materials App 20180025911 - Walke; Amey Mahadev ;   et al. | 2018-01-25 |
Method for forming a transistor structure comprising a fin-shaped channel structure Grant 9,633,891 - Collaert , et al. April 25, 2 | 2017-04-25 |
Gate-all-around semiconductor device and method of fabricating the same Grant 9,601,488 - Waldron , et al. March 21, 2 | 2017-03-21 |
Fet Biosensor App 20160320336 - COLLAERT; Nadine ;   et al. | 2016-11-03 |
Gate-all-around Semiconductor Device And Method Of Fabricating The Same App 20160240532 - Waldron; Niamh ;   et al. | 2016-08-18 |
Method for reducing contact resistance in MOS Grant 9,419,110 - Merckling , et al. August 16, 2 | 2016-08-16 |
Method for Reducing Contact Resistance in MOS App 20160141391 - Merckling; Clement ;   et al. | 2016-05-19 |
Method for Forming a Transistor Structure Comprising a Fin-Shaped Channel Structure App 20160126131 - Collaert; Nadine ;   et al. | 2016-05-05 |
Gate-all-around semiconductor device and method of fabricating the same Grant 9,324,818 - Waldron , et al. April 26, 2 | 2016-04-26 |
Method for manufacturing transistor and associated device Grant 9,257,539 - Rooyackers , et al. February 9, 2 | 2016-02-09 |
Gate-all-around Semiconductor Device And Method Of Fabricating The Same App 20150279947 - Waldron; Niamh ;   et al. | 2015-10-01 |
Method For Manufacturing Transistor And Associated Device App 20150179755 - Rooyackers; Rita ;   et al. | 2015-06-25 |
Micro-Stimulation and Data Acquisition From Biological Cells App 20130341185 - Collaert; Nadine ;   et al. | 2013-12-26 |
Multi-gate semiconductor devices with improved carrier mobility Grant 8,445,963 - Jakschik , et al. May 21, 2 | 2013-05-21 |
Methods for operating a semiconductor device Grant 8,391,059 - Lu , et al. March 5, 2 | 2013-03-05 |
Use of F-based gate etch to passivate the high-k/metal gate stack for deep submicron transistor technologies Grant 8,319,295 - Collaert , et al. November 27, 2 | 2012-11-27 |
Methods for Operating a Semiconductor Device App 20110317486 - Lu; Zhichao ;   et al. | 2011-12-29 |
Multi-gate Semiconductor Devices With Improved Carrier Mobility App 20110068375 - Jakschik; Stefan ;   et al. | 2011-03-24 |
Method of fabricating multi-gate semiconductor devices with improved carrier mobility Grant 7,842,559 - Jakschik , et al. November 30, 2 | 2010-11-30 |
Method Of Fabricating Multi-gate Semiconductor Devices With Improved Carrier Mobility App 20090159972 - Jakschik; Stefan ;   et al. | 2009-06-25 |
Method of fabricating a strained multi-gate transistor Grant 7,494,902 - Jurczak , et al. February 24, 2 | 2009-02-24 |
Semiconductor Device App 20090020786 - Lenoble; Damien ;   et al. | 2009-01-22 |
Use Of F-based Gate Etch To Passivate The High-k/metal Gate Stack For Deep Submicron Transistor Technologies App 20080164539 - Collaert; Nadine ;   et al. | 2008-07-10 |
Method Of Fabricating A Strained Multi-gate Transistor And Devices Obtained Thereof App 20070298549 - Jurczak; Malgorzata ;   et al. | 2007-12-27 |
Integrated semiconductor fin device and a method for manufacturing such device Grant 6,974,729 - Collaert , et al. December 13, 2 | 2005-12-13 |
Integrated semiconductor fin device and a method for manufacturing such device App 20050020020 - Collaert, Nadine ;   et al. | 2005-01-27 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.