loadpatents
Patent applications and USPTO patent grants for Cogar Corporation.The latest application filed is for "mounting block for semiconductor wafers".
Patent | Date |
---|---|
Mounting Block For Semiconductor Wafers Grant 3,809,050 - Chough , et al. May 7, 1 | 1974-05-07 |
Apparatus And Method For Determining Partial Memory Chip Categories Grant 3,805,243 - Boisvert, Jr. April 16, 1 | 1974-04-16 |
Apparatus And Method For Controlling Sequential Execution Of Instructions And Nesting Of Subroutines In A Data Processor Grant 3,794,980 - Cogar , et al. February 26, 1 | 1974-02-26 |
Tape Cartridge Loading And Positioning System Grant 3,788,571 - Finster , et al. January 29, 1 | 1974-01-29 |
Modular Optical Apparatus Grant 3,787,837 - Allen , et al. January 22, 1 | 1974-01-22 |
Rapid Recovery Circuit For Capacitively Loaded Bit Lines Grant 3,786,442 - Alexander , et al. January 15, 1 | 1974-01-15 |
Dual Control Loop Switching Regulator Grant 3,772,588 - Kelly , et al. November 13, 1 | 1973-11-13 |
Substrate Pinning Grant 3,768,134 - Reda , et al. October 30, 1 | 1973-10-30 |
Insertion And Extraction Lever For Printed Circuit Cards Grant 3,767,974 - Donovan, Jr. , et al. October 23, 1 | 1973-10-23 |
A Semiconductor Substrate With A Planar Metal Pattern And Anodized Insulating Layers Grant 3,766,445 - Reuter , et al. October 16, 1 | 1973-10-16 |
Rf Sputtering Apparatus Grant 3,763,031 - Scow , et al. October 2, 1 | 1973-10-02 |
Tape Travel Guiding Apparatus Grant 3,756,610 - Naegele , et al. September 4, 1 | 1973-09-04 |
Photodetector Packaging Assembly Grant 3,757,127 - Dhaka September 4, 1 | 1973-09-04 |
Refresh Control For Add-on Semiconductor Memory Grant 3,748,651 - Mesnik July 24, 1 | 1973-07-24 |
Bipolar Driver For Dynamic Mos Memory Array Chip Grant 3,736,572 - Tu May 29, 1 | 1973-05-29 |
Apparatus For Removing And Replacing Multi-pinned Components Mounted On Circuit Boards Grant 3,731,866 - Mason , et al. May 8, 1 | 1973-05-08 |
Dc Command Smoothing Circuit Grant 3,729,666 - Kelly April 24, 1 | 1973-04-24 |
Display System Grant 3,729,730 - Sevilla , et al. April 24, 1 | 1973-04-24 |
Crossover Detector Grant 3,718,864 - Kelly , et al. February 27, 1 | 1973-02-27 |
Fabrication Method For Making An Aluminum Alloy Having A High Resistance To Electromigration Grant 3,717,564 - Bhatt February 20, 1 | 1973-02-20 |
Module Tester And Sorter For Use In A Module Test System Grant 3,716,786 - Gearin February 13, 1 | 1973-02-13 |
Vapor Deposition Apparatus Grant 3,699,917 - Deverse , et al. October 24, 1 | 1972-10-24 |
Variable Organization Memory System Grant 3,686,640 - Andersen , et al. August 22, 1 | 1972-08-22 |
Dynamic Mos Memory Array Chip Grant 3,685,027 - Allen , et al. August 15, 1 | 1972-08-15 |
Dynamic Mos Memory Array Timing System Grant 3,684,897 - Anderson , et al. August 15, 1 | 1972-08-15 |
Automatic Control Of Position And Width Of A Tracking Window In A Data Recovery System Grant 3,684,967 - Kelly August 15, 1 | 1972-08-15 |
Compound And Multilevel Memories Grant 3,685,020 - Meade August 15, 1 | 1972-08-15 |
System For Utilizing Data Storage Chips Which Contain Operating And Non-operating Storage Cells Grant 3,681,757 - Allen , et al. August 1, 1 | 1972-08-01 |
Semiconductor Orthogonal Memory Systems Grant 3,681,763 - Meade , et al. August 1, 1 | 1972-08-01 |
Integrated Circuit System Having Single Power Supply Grant 3,679,917 - Bryant , et al. July 25, 1 | 1972-07-25 |
Write Once/read Only Semiconductor Memory Array Grant 3,668,655 - Allen June 6, 1 | 1972-06-06 |
Memory Correction Redundancy System Grant 3,659,275 - Marshall April 25, 1 | 1972-04-25 |
Method For Indicating Memory Chip Failure Modes Grant 3,659,088 - Boisvert, Jr. April 25, 1 | 1972-04-25 |
Method For Determining Partial Memory Chip Categories Grant 3,644,899 - Boisvert, Jr. February 22, 1 | 1972-02-22 |
Technique For Fabrication Of Semiconductor Device Grant 3,634,204 - Dhaka , et al. January 11, 1 | 1972-01-11 |
Improved Semiconductor Device And Electrical Conductor Grant 3,631,305 - Bhatt , et al. December 28, 1 | 1971-12-28 |
Semiconductor Device, Electrical Conductor And Fabrication Methods Therefor Grant 3,631,304 - Bhatt December 28, 1 | 1971-12-28 |
Mos Semiconductor Device Operable With A Positive Or Negative Voltage On The Gate Electrode And Method Therefor Grant 3,631,308 - Krolikowski December 28, 1 | 1971-12-28 |
Resistor With Means For Decreasing Current Density Grant 3,629,782 - Sahni December 21, 1 | 1971-12-21 |
Bilevel Semiconductor Memory Circuit With High-speed Word Driver Grant 3,618,046 - Bryant , et al. November 2, 1 | 1971-11-02 |
Bistable Memory With Predetermined Turn-on State Grant 3,618,052 - Kwei , et al. November 2, 1 | 1971-11-02 |
Nonsaturated Logic Circuits Compatible With Ttl And Dtl Circuits Grant 3,614,467 - Tu October 19, 1 | 1971-10-19 |
Semiconductor Device, Method, And Memory Array Grant 3,576,549 - Hess , et al. April 27, 1 | 1971-04-27 |
NCAGE Code | 1F979 | COGAR CORP |
CAGE Code | 1F979 | COGAR CORP |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.