Cioaca; Dumitru

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cioaca; Dumitru.The latest application filed is for "charge pump apparatus, a memory integrated circuit and methods of power supply".

Company Profile

0.23.17

Cioaca; Dumitru - Cupertino CA US
Cioaca; Dumitru - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Charge pump apparatus, a memory integrated circuit and methods of power supply Grant 9,165,666 - Cioaca October 20, 2	2015-10-20
Charge Pump Apparatus, A Memory Integrated Circuit And Methods Of Power Supply App 20120084577 - Cioaca; Dumitru	2012-04-05
Data controlled power supply apparatus Grant 8,082,456 - Cioaca December 20, 2	2011-12-20
Data controlled power supply apparatus App 20080313392 - Cioaca; Dumitru	2008-12-18
Data controlled power supply apparatus Grant 7,424,629 - Cioaca September 9, 2	2008-09-09
Memory decoder and data bus for burst page read Grant 7,240,147 - Cioaca July 3, 2	2007-07-03
Data controlled programming pump App 20070050651 - Cioaca; Dumitru	2007-03-01
Decoder for memory data bus Grant 7,149,143 - Cioaca December 12, 2	2006-12-12
Data controlled programmable power supply Grant 7,114,084 - Cioaca September 26, 2	2006-09-26
Decoder for memory data bus App 20060198212 - Cioaca; Dumitru	2006-09-07
Flash memory data bus for synchronous burst read page Grant 7,095,658 - Cioaca August 22, 2	2006-08-22
Flash memory data bus for synchronous burst read page Grant 7,093,062 - Cioaca August 15, 2	2006-08-15
Decoder for memory data bus App 20060098522 - Cioaca; Dumitru	2006-05-11
Flash memory data bus for synchronous burst read page App 20060092718 - Cioaca; Dumitru	2006-05-04
Method and apparatus for providing a preselected voltage to test or repair a semiconductor device Grant 6,949,953 - Cioaca September 27, 2	2005-09-27
Temperature-compensated output buffer circuit Grant 6,906,965 - Cioaca June 14, 2	2005-06-14
Voltage converter system and method having a stable output voltage Grant 6,900,625 - Chevallier , et al. May 31, 2	2005-05-31
Synchronous up/down address generator for burst mode read Grant 6,885,589 - Cioaca April 26, 2	2005-04-26
Automatic reference voltage regulation in a memory device Grant 6,842,385 - Cioaca , et al. January 11, 2	2005-01-11
Synchronous up/down address generator for burst mode read App 20040264251 - Cioaca, Dumitru	2004-12-30
Synchronous up/down address generator for burst mode read Grant 6,822,908 - Cioaca November 23, 2	2004-11-23
Synchronous Up/down Address Generator For Burst Mode Read App 20040223374 - Cioaca, Dumitru	2004-11-11
Flash memory data bus for syncronous burst read page App 20040202028 - Cioaca, Dumitru	2004-10-14
Automatic reference voltage regulation in a memory device App 20040190348 - Cioaca, Dumitru ; et al.	2004-09-30
Voltage converter system and method having a stable output voltage Grant 6,788,037 - Chevallier , et al. September 7, 2	2004-09-07
Voltage converter system and method having a stable output voltage Grant 6,765,376 - Chevallier , et al. July 20, 2	2004-07-20
Temperature-compensated output buffer circuit App 20040125661 - Cioaca, Dumitru	2004-07-01
Automatic Reference Voltage Regulation In A Memory Device App 20040095810 - Cioaca, Dumitru ; et al.	2004-05-20
Automatic reference voltage regulation in a memory device Grant 6,738,298 - Cioaca , et al. May 18, 2	2004-05-18
Temperature-compensated output buffer circuit Grant 6,687,165 - Cioaca February 3, 2	2004-02-03
Method and apparatus for providing a preselected voltage to test or repair a semiconductor device App 20030229832 - Cioaca, Dumitru	2003-12-11
Voltage converter system and method having a stable output voltage App 20030169609 - Chevallier, Christophe J. ; et al.	2003-09-11
Voltage converter system and method having a stable output voltage App 20030169608 - Chevallier, Christophe J. ; et al.	2003-09-11
Voltage converter system and method having a stable output voltage App 20030169610 - Chevallier, Christophe J. ; et al.	2003-09-11
Data controlled programming pump App 20030172309 - Cioaca, Dumitru	2003-09-11
Intermediate size non-volatile electrically alterable semiconductor memory device Grant 5,764,586 - Vanco , et al. June 9, 1	1998-06-09
Single transistor per cell EEPROM memory device with bit line sector page programming Grant 5,355,347 - Cioaca October 11, 1	1994-10-11
Apparatus for page mode programming of an EEPROM cell array with false loading protection Grant 5,101,379 - Lin , et al. * March 31, 1	1992-03-31
Apparatus for page mode programming of an EEPROM cell array with false loading protection Grant 4,785,424 - Lin , et al. November 15, 1	1988-11-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.