Patent | Date |
---|
Method of designing a high performance application specific integrated circuit accelerator Grant 8,910,103 - Campi , et al. December 9, 2 | 2014-12-09 |
Base cell for implementing an engineering change order (ECO) Grant 8,390,330 - Ciccarelli , et al. March 5, 2 | 2013-03-05 |
Communication system between a first and a second synchronous device that are uncorrelated in time Grant 8,238,502 - Magagni , et al. August 7, 2 | 2012-08-07 |
Method for implementing functional changes into a design layout of an integrated device, in particular a system-on-chip, by means of mask programmable filling cells Grant 8,214,774 - Nardone , et al. July 3, 2 | 2012-07-03 |
Base Cell For Implementing An Engineering Change Order (eco) App 20120001655 - CICCARELLI; Luca ;   et al. | 2012-01-05 |
Base cell for engineering change order (ECO) implementation Grant 7,965,107 - Ciccarelli , et al. June 21, 2 | 2011-06-21 |
Asynchronous interconnection system for 3D interchip communication Grant 7,821,293 - Fazzi , et al. October 26, 2 | 2010-10-26 |
Chip-to-chip communication system and method Grant 7,808,276 - Ciccarelli , et al. October 5, 2 | 2010-10-05 |
Method For Implementing Functional Changes Into A Design Layout Of An Integrated Device, In Particular A System-on-chip, By Means Of Mask Programmable Filling Cells App 20100201400 - Nardone; Valentina ;   et al. | 2010-08-12 |
Communication system for connecting synchronous devices that are uncorrelated in time Grant 7,772,888 - Ciccarelli , et al. August 10, 2 | 2010-08-10 |
Method For Designing A High Performance Asic (application-specific Integrated Circuit) Accelerator App 20100169857 - Campi; Fabio ;   et al. | 2010-07-01 |
Base Cell For Engineering Change Order (eco) Implementation App 20100164547 - Ciccarelli; Luca ;   et al. | 2010-07-01 |
T-switch buffer, in particular for FPGA architectures Grant 7,683,674 - Ciccarelli , et al. March 23, 2 | 2010-03-23 |
Communication System Between A First And A Second Synchronous Device That Are Uncorrelated In Time App 20090168860 - Magagni; Luca ;   et al. | 2009-07-02 |
Communication System For Connecting Synchronous Devices That Are Uncorrelated In Time App 20090168938 - Ciccarelli; Luca ;   et al. | 2009-07-02 |
Switch block and corresponding switch matrix, in particular for FPGA architectures Grant 7,463,055 - Ciccarelli , et al. December 9, 2 | 2008-12-09 |
Switch block for FPGA architectures Grant 7,463,067 - Ciccarelli , et al. December 9, 2 | 2008-12-09 |
Asynchronous interconnection system for 3D interchip communication App 20080225987 - Fazzi; Alberto ;   et al. | 2008-09-18 |
T-switch buffer, in particular for FPGA architectures App 20070279088 - Ciccarelli; Luca ;   et al. | 2007-12-06 |
Chip-to-chip communication system and method App 20070092011 - Ciccarelli; Luca ;   et al. | 2007-04-26 |
Switch Block For Fpga Architectures App 20070085563 - Ciccarelli; Luca ;   et al. | 2007-04-19 |
Architecture for a connection block in reconfigurable gate arrays Grant 7,193,437 - Cappelli , et al. March 20, 2 | 2007-03-20 |
Switch block and corresponding switch matrix, in particular for FPGA architectures App 20060103420 - Ciccarelli; Luca ;   et al. | 2006-05-18 |
Architecture for a connection block in reconfigurable gate arrays App 20040225980 - Cappelli, Andrea ;   et al. | 2004-11-11 |