loadpatents
Patent applications and USPTO patent grants for Chung; Tae-Song.The latest application filed is for "calibrating charge mismatch in a baseline correction circuit".
Patent | Date |
---|---|
Calibrating charge mismatch in a baseline correction circuit Grant 9,778,804 - Liu , et al. October 3, 2 | 2017-10-03 |
Multi-step incremental switching scheme Grant 9,740,351 - Li , et al. August 22, 2 | 2017-08-22 |
Calibrating Charge Mismatch In A Baseline Correction Circuit App 20160357299 - LIU; Chunbo ;   et al. | 2016-12-08 |
Multi-step Incremental Switching Scheme App 20160334902 - LI; Zheming ;   et al. | 2016-11-17 |
High speed fully scaleable, programmable and linear digital delay circuit Grant 7,205,803 - Chung , et al. April 17, 2 | 2007-04-17 |
High speed fully scaleable, programmable and linear digital delay circuit App 20050285653 - Chung, Tae-Song ;   et al. | 2005-12-29 |
Input buffer circuit having equal duty cycle Grant 6,819,143 - Chung November 16, 2 | 2004-11-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.