loadpatents
name:-0.020353078842163
name:-0.023231029510498
name:-0.024662971496582
Chung; Kisup Patent Filings

Chung; Kisup

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chung; Kisup.The latest application filed is for "sequencing of biopolymers by motion-controlled electron tunneling".

Company Profile
19.17.19
  • Chung; Kisup - Weston MA
  • Chung; Kisup - Slingerlands NY
  • Chung; Kisup - Albany NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Sequencing of Biopolymers By Motion-Controlled Electron Tunneling
App 20220260550 - Zhang; Peiming ;   et al.
2022-08-18
Nanogap Device for Biopolymer Identification
App 20220186294 - Zhang; Peiming ;   et al.
2022-06-16
Additive core subtractive liner for metal cut etch processes
Grant 11,276,767 - Bao , et al. March 15, 2
2022-03-15
Metal Cut Patterning And Etching To Minimize Interlayer Dielectric Layer Loss
App 20220005698 - Chung; Kisup ;   et al.
2022-01-06
Additive core subtractive liner for metal cut etch processes
Grant 11,152,489 - Bao , et al. October 19, 2
2021-10-19
Metal cut patterning and etching to minimize interlayer dielectric layer loss
Grant 11,133,189 - Chung , et al. September 28, 2
2021-09-28
Additive core subtractive liner for metal cut etch processes
Grant 11,075,281 - Bao , et al. July 27, 2
2021-07-27
Efficient metal-insulator-metal capacitor
Grant 10,978,550 - Chung , et al. April 13, 2
2021-04-13
Efficient Metal-insulator-metal Capacitor
App 20200273947 - Chung; Kisup ;   et al.
2020-08-27
Method and structure for forming MRAM device
Grant 10,748,962 - Seo , et al. A
2020-08-18
Metal cut patterning and etching to minimize interlayer dielectric layer loss
Grant 10,734,234 - Chung , et al.
2020-08-04
Multilayer hardmask for high performance MRAM devices
Grant 10,714,683 - Rizzolo , et al.
2020-07-14
MTJ stack etch using IBE to achieve vertical profile
Grant 10,693,059 - Seo , et al.
2020-06-23
Multilayer hardmask for high performance MRAM devices
Grant 10,680,169 - Rizzolo , et al.
2020-06-09
Patterning Magnetic Tunnel Junctions And The Like While Reducing Detrimental Resputtering Of Underlying Features
App 20200176673 - Chung; Kisup ;   et al.
2020-06-04
Efficient metal-insulator-metal capacitor
Grant 10,651,266 - Chung , et al.
2020-05-12
Multilayer Hardmask For High Performance Mram Devices
App 20200144491 - Rizzolo; Michael ;   et al.
2020-05-07
Additive core subtractive liner for metal cut etch processes
Grant 10,600,884 - Bao , et al.
2020-03-24
Additive Core Subtractive Liner For Metal Cut Etch Processes
App 20200083350 - Bao; Ruqiang ;   et al.
2020-03-12
Additive Core Subtractive Liner For Metal Cut Etch Processes
App 20200083349 - Bao; Ruqiang ;   et al.
2020-03-12
Multilayer Hardmask For High Performance Mram Devices
App 20190386210 - Rizzolo; Michael ;   et al.
2019-12-19
Method And Structure For Forming MRAM Device
App 20190326354 - Seo; Soon-Cheon ;   et al.
2019-10-24
Mtj Stack Etch Using Ibe To Achieve Vertical Profile
App 20190259939 - SEO; SOON-CHEON ;   et al.
2019-08-22
Metal Cut Patterning And Etching To Minimize Interlayer Dielectric Layer Loss
App 20190198327 - Chung; Kisup ;   et al.
2019-06-27
Metal Cut Patterning And Etching To Minimize Interlayer Dielectric Layer Loss
App 20190189452 - Chung; Kisup ;   et al.
2019-06-20
Efficient metal-insulator-metal capacitor fabrication
Grant 10,256,289 - Chung , et al.
2019-04-09
Field effect transistor (FET) with a gate having a recessed work function metal layer and method of forming the FET
Grant 10,217,839 - Park , et al. Feb
2019-02-26
Efficient Metal-insulator-metal Capacitor
App 20180350896 - Chung; Kisup ;   et al.
2018-12-06
Efficient metal-insulator-metal capacitor
Grant 10,090,378 - Chung , et al. October 2, 2
2018-10-02
Field Effect Transistor (fet) With A Gate Having A Recessed Work Function Metal Layer And Method Of Forming The Fet
App 20180277652 - Park; Chanro ;   et al.
2018-09-27
Efficient Metal-insulator-metal Capacitor Fabrication
App 20180269274 - Chung; Kisup ;   et al.
2018-09-20
Additive Core Subtractive Liner For Metal Cut Etch Processes
App 20180269306 - Bao; Ruqiang ;   et al.
2018-09-20
Additive Core Subtractive Liner For Metal Cut Etch Processes
App 20180269305 - Bao; Ruqiang ;   et al.
2018-09-20
Efficient Metal-insulator-metal Capacitor
App 20180269271 - Chung; Kisup ;   et al.
2018-09-20
Wimpy and nominal semiconductor device structures for vertical finFETs
Grant 9,881,842 - Chung , et al. January 30, 2
2018-01-30
Method for controlled recessing of materials in cavities in IC devices
Grant 9,589,850 - Park , et al. March 7, 2
2017-03-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed