name:-0.028994083404541
name:-0.044948101043701
name:-0.0033891201019287
Chung; Henry Patent Filings

Chung; Henry

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chung; Henry.The latest application filed is for "customized interface based on vocal input".

Company Profile
3.33.26
  • Chung; Henry - Waterloo CA
  • Chung; Henry - Walnut CA
  • Chung; Henry - Taipei TW
  • Chung; Henry - Hsinchu TW
  • Chung, Henry - Cupertino CA
  • Chung, Henry - Hsin-Chu TW
  • Chung; Henry - San Jose CA
  • Chung; Henry - Singapore SG
  • Chung; Henry - Toronto CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Trademarks
Patent Activity
PatentDate
Customized Interface Based On Vocal Input
App 20220224557 - Brown; Benjamin ;   et al.
2022-07-14
Combination Hookah and Plasma Light
App 20220183353 - Chung; Henry
2022-06-16
Multi-source smart-home device control
Grant 11,316,709 - Brown , et al. April 26, 2
2022-04-26
Vaporizer electrical system having a moving electrode with a combined electrical and airflow regulation function
Grant 10,729,175 - Chung
2020-08-04
Multi-source Smart-home Device Control
App 20200112453 - Brown; Benjamin ;   et al.
2020-04-09
Vapor generating electronic cigarette
Grant 10,542,780 - Chung Ja
2020-01-28
Vaporizer Electrical System
App 20190269173 - CHUNG; HENRY
2019-09-05
Vapor Generator
App 20190166907 - Chung; Henry
2019-06-06
Vapor inhaler
Grant 9,440,035 - Chung September 13, 2
2016-09-13
Wet scrubbing electronic cigarette
Grant 9,380,812 - Chung July 5, 2
2016-07-05
Wet scrubbing electronic cigarette
Grant 9,380,811 - Chung July 5, 2
2016-07-05
Battery housing
Grant D756,908 - Chung May 24, 2
2016-05-24
Wet Scrubbing Electronic Cigarette
App 20150257444 - CHUNG; HENRY
2015-09-17
Wet Scrubbing Electronic Cigarette
App 20150257446 - Chung; Henry
2015-09-17
Electronic Cigarette
App 20150216234 - Chung; Henry
2015-08-06
Vapor Inhaler
App 20150090256 - CHUNG; HENRY
2015-04-02
Method of reducing pattern pitch in integrated circuits
Grant 7,105,099 - Chung , et al. September 12, 2
2006-09-12
Method for fabricating read only memory including a first and second exposures to a photoresist layer
Grant 6,998,316 - Yang , et al. February 14, 2
2006-02-14
[method Of Reducing Pattern Pitch In Integrated Circuits]
App 20060011575 - Chung; Henry ;   et al.
2006-01-19
Method for defining a minimum pitch in an integrated circuit beyond photolithographic resolution
Grant 6,955,961 - Chung October 18, 2
2005-10-18
Patterning method for fabricating integrated circuit
Grant 6,946,400 - Chung September 20, 2
2005-09-20
Fabrication method of sub-resolution pitch for integrated circuits
Grant 6,867,116 - Chung March 15, 2
2005-03-15
Use of sacrificial inorganic dielectrics for dual damascene processes utilizing organic intermetal dielectrics
Grant 6,812,131 - Kennedy , et al. November 2, 2
2004-11-02
Integrated circuits with multiple low dielectric-constant inter-metal dielectrics
App 20040207091 - Wang, Shi-Qing ;   et al.
2004-10-21
[Method to relax alignment accuracy requirement in fabrication for integrated circuit]
Grant 6,790,743 - Chung September 14, 2
2004-09-14
[method For Fabricating Read Only Memory]
App 20040161900 - Yang, Tahorng ;   et al.
2004-08-19
Method for reducing pitch
Grant 6,774,051 - Chung , et al. August 10, 2
2004-08-10
Integrated circuits with multiple low dielectric-constant inter-metal dielectrics
Grant 6,770,975 - Wang , et al. August 3, 2
2004-08-03
Patterning Method For Fabricating Integrated Circuit
App 20040121597 - Chung, Henry
2004-06-24
Method for fabricating read only memory including forming masking layers with openings and pre-coding the cell and peripheral regions
Grant 6,734,064 - Yang , et al. May 11, 2
2004-05-11
Polysilicon self-aligned contact and a polysilicon common source line and method of forming the same
App 20040079984 - Kao, Hsuan-Ling ;   et al.
2004-04-29
Coding method for mask ROM
Grant 6,713,354 - Chung March 30, 2
2004-03-30
Method for reducing pitch
App 20030232509 - Chung, Chia-Chi ;   et al.
2003-12-18
Fabrication method of integrated circuits with borderless vias and low dielectric constant inter-metal dielectrics
App 20030205815 - Chung, Henry
2003-11-06
Method for forming interconnection structure in an integration circuit
Grant 6,642,139 - Chung November 4, 2
2003-11-04
Method for fabricating read only memory
App 20030181013 - YANG, TAHORNG ;   et al.
2003-09-25
Fabrication of integrated circuits with borderless vias
Grant 6,559,045 - Chung May 6, 2
2003-05-06
Integrated having a self-aligned Cu diffusion barrier
Grant 6,504,247 - Chung January 7, 2
2003-01-07
Low dielectric-constant dielectric for etchstop in dual damascene backend of integrated circuits
Grant 6,498,399 - Chung , et al. December 24, 2
2002-12-24
Fabrication of integrated circuits with borderless vias
App 20020158283 - Chung, Henry
2002-10-31
Self-aligned metal-insulator-metal capacitor for integrated circuits
Grant 6,472,124 - Chung October 29, 2
2002-10-29
Low Dielectric-constant Dielectric For Etchstop In Dual Damascene Backend Of Integrated Circuits
App 20020142577 - CHUNG, HENRY ;   et al.
2002-10-03
Integrated Circuits With Multiple Low Dielectric-constant Inter-metal Dielectrics
App 20020130416 - WANG, SHI-QING ;   et al.
2002-09-19
Fabrication Of Integrated Circuits With Borderless Vias
App 20020113315 - CHUNG, HENRY
2002-08-22
Integrated circuit fabrication method for self-aligned copper diffusion barrier
App 20020086487 - Chung, Henry
2002-07-04
Integrated circuits with multiple low dielectric-constant inter-metal dielectrics
Grant 6,287,955 - Wang , et al. September 11, 2
2001-09-11
Wave soldering fixture
Grant 6,237,832 - Chung May 29, 2
2001-05-29
Advanced fabrication method of integrated circuits with borderless vias and low dielectric-constant inter-metal dielectrics
Grant 6,097,095 - Chung August 1, 2
2000-08-01
Method for increasing interconnect packing density in integrated circuits
Grant 6,037,253 - Chung March 14, 2
2000-03-14
Global planarization method for inter level dielectric layers of integrated circuits
Grant 5,792,707 - Chung August 11, 1
1998-08-11
Printed circuit board fixture
Grant 5,785,307 - Chung July 28, 1
1998-07-28
Portable toy for playing different, interchangeable electro-mechanical toy units
Grant 5,135,423 - Chung August 4, 1
1992-08-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed