loadpatents
name:-0.030150175094604
name:-0.02106499671936
name:-0.0062391757965088
Chuang; Ming-Yeh Patent Filings

Chuang; Ming-Yeh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chuang; Ming-Yeh.The latest application filed is for "fin field effect transistor with merged drift region".

Company Profile
4.19.21
  • Chuang; Ming-Yeh - McKinney TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Uniform implant regions in a semiconductor ridge of a FinFET
Grant 11,437,496 - Chuang September 6, 2
2022-09-06
Fin Field Effect Transistor With Merged Drift Region
App 20220173101 - CHUANG; Ming-Yeh
2022-06-02
Implant Blocking For A Trench Or Finfet Without An Additional Mask
App 20220123130 - Chuang; Ming-Yeh ;   et al.
2022-04-21
Uniform Implant Regions In A Semiconductor Ridge Of A Finfet
App 20220123129 - Chuang; Ming-Yeh
2022-04-21
Fin Field Effect Transistor With Field Plating
App 20220005948 - CHUANG; Ming-Yeh
2022-01-06
Finfet With Lateral Charge Balance At The Drain Drift Region
App 20210391460 - Chuang; Ming-Yeh
2021-12-16
Transistor With Field Plate Over Tapered Trench Isolation
App 20210367044 - CHUANG; MING-YEH ;   et al.
2021-11-25
FinFET with lateral charge balance at the drain drift region
Grant 11,152,506 - Chuang October 19, 2
2021-10-19
Transistor with field plate over tapered trench isolation
Grant 11,121,224 - Chuang , et al. September 14, 2
2021-09-14
LDMOS transistor with gate structure having alternating regions of wider and narrower spacing to a body region
Grant 11,004,971 - Pendharkar , et al. May 11, 2
2021-05-11
Transistor With Field Plate Over Tapered Trench Isolation
App 20200258987 - A1
2020-08-13
Trench isolated IC with transistors having LOCOS gate dielectric
Grant 10,586,730 - Chuang
2020-03-10
LDMOS Transistor with Segmented Gate Dielectric Layer
App 20190165168 - Pendharkar; Sameer ;   et al.
2019-05-30
LDMOS transistor with segmented gate dielectric layer
Grant 10,211,335 - Pendharkar , et al. Feb
2019-02-19
Trench Isolated Ic With Transistors Having Locos Gate Dielectric
App 20180308745 - CHUANG; Ming-Yeh
2018-10-25
Trench isolated IC with transistors having locos gate dielectric
Grant 10,014,206 - Chuang July 3, 2
2018-07-03
LDMOS Transistor with Segmented Gate Dielectric Layer
App 20180175191 - Pendharkar; Sameer ;   et al.
2018-06-21
Trench Isolated Ic With Transistors Having Locos Gate Dielectric
App 20180174887 - CHUANG; MING-YEH
2018-06-21
Laterally diffused metal oxide semiconductor with segmented gate oxide
Grant 9,865,729 - Pendharkar , et al. January 9, 2
2018-01-09
Making ESD diode with P-S/D overlying N-well and P-EPI portion
Grant 9,105,567 - Chuang August 11, 2
2015-08-11
Low temperature implant scheme to improve BJT current gain
Grant 8,772,103 - Chuang July 8, 2
2014-07-08
Fluorine implant under isolation dielectric structures to improve bipolar transistor performance and matching
Grant 8,609,501 - Tian , et al. December 17, 2
2013-12-17
Diodes With A Dog Bone Or Cap-shaped Junction Profile To Enhance Esd Performance, And Other Substructures, Integrated Circuits And Processes Of Manufacture And Testing
App 20130244411 - Chuang; Ming-Yeh
2013-09-19
ESD diode with PSD partially overlying P-Epi circumferential of PSD
Grant 8,455,950 - Chuang June 4, 2
2013-06-04
Fluorine Implant Under Isolation Dielectric Structures to Improve Bipolar Transistor Performance and Matching
App 20130065374 - Tian; Weidong ;   et al.
2013-03-14
Low Temperature Implant Scheme to Improve BJT Current Gain
App 20120100680 - CHUANG; Ming-Yeh
2012-04-26
Diodes With A Dog Bone Or Cap-shaped Junction Profile To Enhance Esd Performance, And Other Substructures, Integrated Circuits And Processes Of Manufacture And Testing
App 20110298092 - Chuang; Ming-Yeh
2011-12-08
Medicine Injection Into Skin With Heater Chip
App 20110092898 - CHUANG; Ming Yeh
2011-04-21
Method of manufacturing a dual metal Schottky diode
Grant 7,902,055 - Irwin , et al. March 8, 2
2011-03-08
Collector tailored structures for integration of binary junction transistors
Grant 7,462,546 - Chuang , et al. December 9, 2
2008-12-09
Collector tailored structures for integration of binary junction transistors
App 20070249135 - Chuang; Ming-Yeh ;   et al.
2007-10-25
Dual metal Schottky diode
Grant 6,972,470 - Irwin , et al. December 6, 2
2005-12-06
Dual metal schottky diode
App 20050218433 - Irwin, Richard B. ;   et al.
2005-10-06
Dual metal schottky diode
App 20050221571 - Irwin, Richard B. ;   et al.
2005-10-06
Diode having a double implanted guard ring
Grant 6,894,318 - Chuang , et al. May 17, 2
2005-05-17
Diode having a double implanted guard ring
App 20050040489 - Chuang, Ming-Yeh ;   et al.
2005-02-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed