loadpatents
name:-0.056933879852295
name:-0.049654006958008
name:-0.0057780742645264
Chuang; Chia-Lin Patent Filings

Chuang; Chia-Lin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chuang; Chia-Lin.The latest application filed is for "semiconductor device with air gap on gate structure and method for forming the same".

Company Profile
5.18.18
  • Chuang; Chia-Lin - Taoyuan TW
  • CHUANG; Chia-Lin - Taoyuan City TW
  • Chuang; Chia-Lin - Hsinchu TW
  • Chuang; Chia-Lin - Hsinchu City TW
  • Chuang; Chia-Lin - Hsin Chu TW
  • CHUANG; Chia-Lin - Kaohsiung TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor device structure with salicide layer and method for forming the same
Grant 11,444,173 - Shen , et al. September 13, 2
2022-09-13
Semiconductor Device With Air Gap On Gate Structure And Method For Forming The Same
App 20220216300 - LIN; Tien-Lu ;   et al.
2022-07-07
Semiconductor Structure With A Laminated Layer
App 20220181206 - Chuang; Chia-Lin ;   et al.
2022-06-09
Semiconductor device with air gap on gate structure and method for forming the same
Grant 11,282,920 - Lin , et al. March 22, 2
2022-03-22
Semiconductor structure with a laminated layer
Grant 11,217,480 - Chuang , et al. January 4, 2
2022-01-04
Semiconductor device structure having air gap and method for forming the same
Grant 11,201,085 - Chuang , et al. December 14, 2
2021-12-14
Semiconductor device structure and method for forming the same
Grant 11,177,383 - Chang , et al. November 16, 2
2021-11-16
Semiconductor Device Structure Having Air Gap And Method For Forming The Same
App 20210265218 - CHUANG; Chia-Lin ;   et al.
2021-08-26
Semiconductor Device Structure And Method For Forming The Same
App 20210249537 - CHANG; Chia-Hao ;   et al.
2021-08-12
Semiconductor Structure With A Laminated Layer
App 20210118731 - Chuang; Chia-Lin ;   et al.
2021-04-22
Gate Spacer With Air Gap For Semiconductor Device Structure And Method For Forming The Same
App 20210083067 - Wang; Sheng-Tsung ;   et al.
2021-03-18
Semiconductor Device With Air Gap On Gate Structure And Method For Forming The Same
App 20210083046 - LIN; Tien-Lu ;   et al.
2021-03-18
Gate spacer with air gap for semiconductor device structure and method for forming the same
Grant 10,937,884 - Wang , et al. March 2, 2
2021-03-02
Semiconductor Device Structure With Salicide Layer And Method For Forming The Same
App 20190131421 - SHEN; Hsiang-Ku ;   et al.
2019-05-02
Method for designing power distribution network of circuit system and related circuit system
Grant 9,245,077 - Chuang , et al. January 26, 2
2016-01-26
Method For Designing Power Distribution Network Of Circuit System And Related Circuit System
App 20140210079 - Chuang; Chia-Lin ;   et al.
2014-07-31
Integrated circuit chip with reduced IR drop
Grant 8,772,928 - Lin , et al. July 8, 2
2014-07-08
Method for designing power distribution network of circuit system and related circuit system
Grant 8,742,618 - Chuang , et al. June 3, 2
2014-06-03
Power mesh management method
Grant 8,667,445 - Chuang March 4, 2
2014-03-04
Power mesh managing method
Grant 8,413,100 - Chuang April 2, 2
2013-04-02
Integrated Circuit Chip With Reduced Ir Drop
App 20130037934 - Lin; Chih-Ching ;   et al.
2013-02-14
Power Mesh Managing Method
App 20120304144 - Chuang; Chia-Lin
2012-11-29
Method For Designing Power Distribution Network Of Circuit System And Related Circuit System
App 20120242149 - Chuang; Chia-Lin ;   et al.
2012-09-27
Power mesh management method
Grant 8,266,568 - Chuang September 11, 2
2012-09-11
Power mesh arrangement method utilized in an integrated circuit having multiple power domains
Grant 8,006,218 - Chuang August 23, 2
2011-08-23
Power layout of integrated circuits and designing method thereof
Grant 7,969,014 - Chuang June 28, 2
2011-06-28
Power Mesh Management Method
App 20090193271 - CHUANG; Chia-Lin
2009-07-30
Power Mesh Management Method
App 20090193381 - CHUANG; Chia-Lin
2009-07-30
Power Mesh Arrangement Method Utilized In An Integrated Circuit Having Multiple Power Domains
App 20090132988 - Chuang; Chia-Lin
2009-05-21
Golf Club Head
App 20090111604 - TSAI; Liang-Ho ;   et al.
2009-04-30
Power Layout Of Integrated Circuits And Designing Method Thereof
App 20090051040 - Chuang; Chia-Lin
2009-02-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed