loadpatents
name:-0.0045061111450195
name:-0.017245054244995
name:-0.00046396255493164
CHU; Scott Yu-Fan Patent Filings

CHU; Scott Yu-Fan

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHU; Scott Yu-Fan.The latest application filed is for "optimization of circuit layout area of a memory device".

Company Profile
0.16.3
  • CHU; Scott Yu-Fan - San Jose CA
  • Chu; Scott Yu-Fan - Cupertino CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Optimization Of Circuit Layout Area Of A Memory Device
App 20150310909 - CHU; Scott Yu-Fan
2015-10-29
Content addressable memory (CAM) devices having soft priority resolution circuits therein and methods of operating same
Grant 7,669,005 - Park , et al. February 23, 2
2010-02-23
Content addressable memory (CAM) devices that support background BIST and BISR operations and methods of operating same
Grant 7,304,875 - Lien , et al. December 4, 2
2007-12-04
Content addressable memory (CAM) arrays having memory cells therein with different susceptibilities to soft errors
Grant 7,193,876 - Park , et al. March 20, 2
2007-03-20
Multi-bank content addressable memory (CAM) devices having staged segment-to-segment soft and hard priority resolution circuits therein and methods of operating same
Grant 7,069,378 - Park , et al. June 27, 2
2006-06-27
Content addressable memory (CAM) devices that support power saving longest prefix match operations and methods of operating same
Grant 7,050,317 - Lien , et al. May 23, 2
2006-05-23
Content addressable memory (CAM) devices having multi-block error detection logic and entry selective error correction logic therein
Grant 6,987,684 - Branth , et al. January 17, 2
2006-01-17
Content addressable memory (CAM) devices with block select and pipelined virtual sector look-up control and methods of operating same
Grant 6,972,978 - Miller , et al. December 6, 2
2005-12-06
Content addressable memory (CAM) devices that utilize segmented match lines and word lines to support pipelined search and write operations and methods of operating same
Grant 6,967,856 - Park , et al. November 22, 2
2005-11-22
Content addressable memory (CAM) devices that utilize dual-capture match line signal repeaters to achieve desired speed/power tradeoff and methods of operating same
Grant 6,965,519 - Park , et al. November 15, 2
2005-11-15
Multi-bank content addressable memory (CAM) devices having segment-based priority resolution circuits therein and methods operating same
Grant 6,937,491 - Park , et al. August 30, 2
2005-08-30
Content addressable and random access memory devices having high-speed sense amplifiers therein with low power consumption requirements
Grant 6,879,532 - Proebsting , et al. April 12, 2
2005-04-12
Content addressable memory (CAM) devices having dedicated mask cell sub-arrays therein and methods of operating same
Grant 6,839,256 - Proebsting , et al. January 4, 2
2005-01-04
Content addressable memory (CAM) devices having CAM array blocks therein that perform pipelined and interleaved search, write and read operations and methods of operating same
Grant 6,829,153 - Park , et al. December 7, 2
2004-12-07
Content addressable memory (CAM) devices having CAM array blocks therein that conserve bit line power during staged compare operations
Grant 6,804,134 - Proebsting , et al. October 12, 2
2004-10-12
Content addressable memory (CAM) devices having adjustable match line precharge circuits therein
Grant 6,775,168 - Park , et al. August 10, 2
2004-08-10
Content addressable memory (CAM) devices having speed adjustable match line signal repeaters therein
Grant 6,760,242 - Park , et al. July 6, 2
2004-07-06
Multi-bank content addressable memory (CAM) devices having segment-based priority resolution circuits therein and methods of operating same
App 20040012989 - Park, Kee ;   et al.
2004-01-22
Multi-bank content addressable memory (CAM) devices having staged segment-to-segment soft and hard priority resolution circuits therein and methods of operating same
App 20040015652 - Park, Kee ;   et al.
2004-01-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed