Chu; Allen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chu; Allen.The latest application filed is for "silver colored coated article with low-e coating having absorber layer and low visible transmission".

Company Profile

4.7.7

Chu; Allen - Saline MI
Chu; Allen - Portland OR
Chu; Allen - Taipei TW
Chu; Allen - Chester VA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Silver colored coated article with low-E coating having absorber layer and low visible transmission Grant 11,027,527 - Biswas , et al. June 8, 2	2021-06-08
Grey colored coated article with low-E coating having absorber layer and low visible transmission Grant 10,947,153 - Biswas , et al. March 16, 2	2021-03-16
Silver Colored Coated Article With Low-e Coating Having Absorber Layer And Low Visible Transmission App 20200180277 - BISWAS; ARITRA ; et al.	2020-06-11
Heat treatable coated article with carbon-doped zirconium based layer(s) in coating Grant 10,611,678 - Muller , et al.	2020-04-07
Grey Colored Coated Article With Low-e Coating Having Absorber Layer And Low Visible Transmission App 20190248700 - BISWAS; ARITRA ; et al.	2019-08-15
Heat Treatable Coated Article With Carbon-doped Zirconium Based Layer(s) In Coating App 20180127307 - MULLER; Jens-Peter ; et al.	2018-05-10
Apparatus and method for controlling the reliability stress rate on a processor Grant 9,317,389 - Shapira , et al. April 19, 2	2016-04-19
Apparatus And Method For Controlling The Reliability Stress Rate On A Processor App 20150006971 - Shapira; Dorit ; et al.	2015-01-01
Illuminated nock assembly Grant 8,540,594 - Chu September 24, 2	2013-09-24
Illuminated Nock Assembly App 20110312453 - Chu; Allen	2011-12-22
Fuse configuration with modified capacitor border layout for a semiconductor storage device Grant 6,803,301 - Zimmerman , et al. October 12, 2	2004-10-12
Fuse configuration with modified capacitor border layout for a semiconductor storage device App 20030234435 - Zimmerman, Ulrich ; et al.	2003-12-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.