loadpatents
name:-0.0070149898529053
name:-0.0061988830566406
name:-0.0029652118682861
Christenson; Michael Patent Filings

Christenson; Michael

Patent Applications and Registrations

Patent applications and USPTO patent grants for Christenson; Michael.The latest application filed is for "methods & structures for improved electrical contact between bonded integrated circuit interfaces".

Company Profile
2.5.6
  • Christenson; Michael - Beaverton OR
  • Christenson; Michael - Hillsboro OR
  • CHRISTENSON; Michael - Santa Clara CA
  • Christenson; Michael - Fremont CA
  • Christenson; Michael - Berkeley CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Subtractively patterned interconnect structures for integrated circuits
Grant 11,444,024 - Lin , et al. September 13, 2
2022-09-13
Methods & Structures For Improved Electrical Contact Between Bonded Integrated Circuit Interfaces
App 20220181251 - Vreeland; Richard ;   et al.
2022-06-09
Subtractively Patterned Interconnect Structures For Integrated Circuits
App 20220139823 - Lin; Kevin ;   et al.
2022-05-05
Methods and structures for improved electrical contact between bonded integrated circuit interfaces
Grant 11,289,421 - Vreeland , et al. March 29, 2
2022-03-29
Methods & Structures For Improved Electrical Contact Between Bonded Integrated Circuit Interfaces
App 20210098359 - Vreeland; Richard ;   et al.
2021-04-01
Two Terminal Spin Orbit Memory Devices And Methods Of Fabrication
App 20200313075 - SATO; Noriyuki ;   et al.
2020-10-01
Voltage regulator with communication ring scheme
Grant 7,825,643 - Burstein , et al. November 2, 2
2010-11-02
Voltage Regulator with Communication Ring Scheme
App 20090189576 - Burstein; Andy ;   et al.
2009-07-30
Voltage regulator with communication ring scheme
Grant 7,514,909 - Burstein , et al. April 7, 2
2009-04-07
Voltage regulator with communication ring scheme
App 20070075691 - Burstein; Andy ;   et al.
2007-04-05
Method and apparatus for control of a power transistor in a digital voltage regulator
Grant 6,198,261 - Schultz , et al. March 6, 2
2001-03-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed