loadpatents
name:-0.0096170902252197
name:-0.0074610710144043
name:-0.003230094909668
Chow; Keen Wah Patent Filings

Chow; Keen Wah

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chow; Keen Wah.The latest application filed is for "apparatus including conductive lines and contacts, and related methods and memory devices".

Company Profile
2.5.8
  • Chow; Keen Wah - Singapore SG
  • CHOW; KEEN WAH - MARSILING RISE SG
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus Including Conductive Lines And Contacts, And Related Methods And Memory Devices
App 20210375670 - Zhang; Xiaosong ;   et al.
2021-12-02
Apparatus comprising structures including contact vias and conductive lines, related methods, and memory devices
Grant 11,101,171 - Zhang , et al. August 24, 2
2021-08-24
Integrated Assemblies Having Barrier Material Between Silicon-Containing Material and Another Material Reactive with Silicon
App 20210091009 - Datta; Devesh Kumar ;   et al.
2021-03-25
Apparatus Comprising Structures Including Contact Vias And Conductive Lines, Related Methods, And Memory Devices
App 20210050252 - Zhang; Xiaosong ;   et al.
2021-02-18
Conductive components and memory assemblies
Grant 10,475,810 - Bandyopadhyay , et al. Nov
2019-11-12
Conductive Components and Memory Assemblies
App 20180308861 - Bandyopadhyay; Sudip ;   et al.
2018-10-25
Conductive components and memory assemblies
Grant 10,014,319 - Bandyopadhyay , et al. July 3, 2
2018-07-03
Conductive components and memory assemblies
Grant 9,773,807 - Bandyopadhyay , et al. September 26, 2
2017-09-26
Shallow Trench Isolation In Dynamic Random Access Memory And Manufacturing Method Thereof
App 20130234280 - KUMAR; ARVIND ;   et al.
2013-09-12
Method to improve transistor performance matching for plasma-assisted source/drain formation
App 20110201185 - Datta; Devesh Kumar ;   et al.
2011-08-18
Method for passivation of plasma etch defects in DRAM devices
Grant 7,407,871 - Kumar , et al. August 5, 2
2008-08-05
Method for passivation of plasma etch defects in DRAM devices
App 20080124814 - Kumar; Arvind ;   et al.
2008-05-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed