Chou; Yuan C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chou; Yuan C..The latest application filed is for "early load execution via constant address and stride prediction".

Company Profile

1.45.33

Chou; Yuan C. - Los Gatos CA
Chou; Yuan C. - Mountain View CA
Chou; Yuan C. - Santa Clara CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Early Load Execution Via Constant Address And Stride Prediction App 20210049015 - Chou; Yuan C. ; et al.	2021-02-18
Prefetch bandwidth throttling by dynamically adjusting miss buffer prefetch-dropping thresholds Grant 10,296,460 - Sudhir , et al.	2019-05-21
Facilitating prefetching for data streams with multiple strides Grant 10,013,356 - Chou July 3, 2	2018-07-03
Processor efficiency by combining working and architectural register files Grant 9,946,543 - Chou April 17, 2	2018-04-17
Prefetch Bandwidth Throttling By Dynamically Adjusting Miss Buffer Prefetch-dropping Thresholds App 20180004670 - Sudhir; Suraj ; et al.	2018-01-04
Correlation-based instruction prefetching Grant 9,690,707 - Chou June 27, 2	2017-06-27
Mitigation of thread hogs on a threaded processor and prevention of allocation of resources to one or more instructions following a load miss Grant 9,665,375 - Chou , et al. May 30, 2	2017-05-30
Facilitating Prefetching For Data Streams With Multiple Strides App 20170010970 - Chou; Yuan C.	2017-01-12
Register window performance via lazy register fills Grant 9,535,697 - Chou January 3, 2	2017-01-03
Filtering out redundant software prefetch instructions Grant 9,442,727 - Chou September 13, 2	2016-09-13
Processor Efficiency By Combining Working And Architectural Register Files App 20160196138 - Chou; Yuan C.	2016-07-07
Processor efficiency by combining working and architectural register files Grant 9,367,312 - Chou June 14, 2	2016-06-14
Adaptive stride prefetcher Grant 9,304,927 - Durbhakula , et al. April 5, 2	2016-04-05
Processor Efficiency By Combining Working And Architectural Register Files App 20150242209 - Chou; Yuan C.	2015-08-27
Prefetching method and apparatus Grant 9,110,811 - Chou August 18, 2	2015-08-18
Non-coherent store instruction for fast inter-strand data communication for processors with write-through L1 caches Grant 9,047,197 - Chou June 2, 2	2015-06-02
Filtering Out Redundant Software Prefetch Instructions App 20150106590 - Chou; Yuan C.	2015-04-16
Reducing power consumption and resource utilization during miss lookahead Grant 9,009,449 - Chou , et al. April 14, 2	2015-04-14
Register Window Performance Via Lazy Register Fills App 20150006864 - Chou; Yuan C.	2015-01-01
Prefetching load data in lookahead mode and invalidating architectural registers instead of writing results for retiring instructions Grant 8,918,626 - Chou , et al. December 23, 2	2014-12-23
Selectively dropping prefetch requests based on prefetch accuracy information Grant 8,892,822 - Chou November 18, 2	2014-11-18
Prefetching Method and Apparatus App 20140082286 - Chou; Yuan C.	2014-03-20
Adaptive Stride Prefetcher App 20140059299 - Durbhakula; Suryanarayana Murthy ; et al.	2014-02-27
Mitigation Of Thread Hogs On A Threaded Processor App 20130290675 - Chou; Yuan C. ; et al.	2013-10-31
Processor operating mode for mitigating dependency conditions between instructions having different operand sizes Grant 8,504,805 - Golla , et al. August 6, 2	2013-08-06
Apparatus and method for handling dependency conditions between floating-point instructions Grant 8,458,444 - Chou , et al. June 4, 2	2013-06-04
Selectively Dropping Prefetch Requests Based On Prefetch Accuracy Information App 20130138887 - Chou; Yuan C.	2013-05-30
Reducing Power Consumption And Resource Utilization During Miss Lookahead App 20130124829 - Chou; Yuan C. ; et al.	2013-05-16
Reducing Hardware Costs For Supporting Miss Lookahead App 20130124828 - Chou; Yuan C. ; et al.	2013-05-16
Handling dependency conditions between machine instructions Grant 8,429,636 - Chou , et al. April 23, 2	2013-04-23
Method of read-set and write-set management by distinguishing between shared and non-shared memory regions Grant 8,209,499 - Chou June 26, 2	2012-06-26
Correlation-based Instruction Prefetching App 20120131311 - Chou; Yuan C.	2012-05-24
Branch misprediction recovery mechanism for microprocessors Grant 8,099,586 - Chou , et al. January 17, 2	2012-01-17
Method and system for optimizing processor performance by regulating issue of pre-fetches to hot cache sets Grant 8,086,804 - Chou December 27, 2	2011-12-27
Non-committing Store Instructions App 20110276760 - Chou; Yuan C.	2011-11-10
Apparatus And Method For Handling Dependency Conditions App 20110258415 - Chou; Yuan C. ; et al.	2011-10-20
Method Of Read-set And Write-set Management By Distinguishing Between Shared And Non-shared Memory Regions App 20110179230 - Chou; Yuan C.	2011-07-21
Event address register history buffers for supporting profile-guided and dynamic optimizations Grant 7,984,265 - Hsu , et al. July 19, 2	2011-07-19
Accuracy of correlation prefetching via block correlation and adaptive prefetch degree selection Grant 7,925,865 - Chou , et al. April 12, 2	2011-04-12
Apparatus And Method For Handling Dependency Conditions App 20100274992 - Chou; Yuan C. ; et al.	2010-10-28
Processor Operating Mode For Mitigating Dependency Conditions App 20100274994 - Golla; Robert T. ; et al.	2010-10-28
Efficient caching of stores in scalable chip multi-threaded systems Grant 7,793,044 - Spracklen , et al. September 7, 2	2010-09-07
Missing store operation accelerator Grant 7,757,047 - Abraham , et al. July 13, 2	2010-07-13
Branch Misprediction Recovery Mechanism For Microprocessors App 20100169611 - Chou; Yuan C. ; et al.	2010-07-01
Method And System For Optimizing Processor Performance By Regulating Issue Of Pre-fetches To Hot Cache Sets App 20100077154 - Chou; Yuan C.	2010-03-25
Structure and method for achieving very large lookahead instruction window via non-sequential instruction fetch and issue Grant 7,650,485 - Chou January 19, 2	2010-01-19
Accuracy of Correlation Prefetching Via Block Correlation and Adaptive Prefetch Degree Selection App 20090300340 - Chou; Yuan C. ; et al.	2009-12-03
Event address register history buffers for supporting profile-guided and dynamic optimizations App 20090287903 - Hsu; Wei Chung ; et al.	2009-11-19
Method and system for efficient implementation of very large store buffer Grant 7,600,098 - Chou October 6, 2	2009-10-06
Method and apparatus for selectively executing different executable code versions which are optimized in different ways Grant 7,543,282 - Chou June 2, 2	2009-06-02
Efficient on-chip instruction and data caching for chip multiprocessors Grant 7,543,112 - Chou , et al. June 2, 2	2009-06-02
Hardware-based technique for improving the effectiveness of prefetching during scout mode Grant 7,529,911 - Spracklen , et al. May 5, 2	2009-05-05
Fast Inter-strand Data Communication For Processors With Write-through L1 Caches App 20090106495 - Chou; Yuan C.	2009-04-23
Multi-stride prefetcher with a recurring prefetch table Grant 7,487,296 - Iacobovici , et al. February 3, 2	2009-02-03
Method and apparatus for performing register file checkpointing to support speculative execution within a processor Grant 7,475,230 - Chou , et al. January 6, 2	2009-01-06
Method and structure for correlation-based prefetching Grant 7,457,923 - Chou , et al. November 25, 2	2008-11-25
Software-based technique for improving the effectiveness of prefetching during scout mode Grant 7,373,482 - Spracklen , et al. May 13, 2	2008-05-13
Value prediction for missing read operations instances Grant 7,340,567 - Chou , et al. March 4, 2	2008-03-04
Method and apparatus for selectively executing different executable code versions which are optimized in different ways App 20070226722 - Chou; Yuan C.	2007-09-27
Missing store operation accelerator App 20070113022 - Abraham; Santosh G. ; et al.	2007-05-17
Method and apparatus for dynamically allocating registers in a windowed architecture Grant 7,127,592 - Abraham , et al. October 24, 2	2006-10-24
Efficient register file checkpointing to facilitate speculative execution App 20040230778 - Chou, Yuan C. ; et al.	2004-11-18
Method and apparatus for dynamically allocating registers in a windowed architecture App 20040133766 - Abraham, Santosh G. ; et al.	2004-07-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.