CHOU; Ya-Chi

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHOU; Ya-Chi.The latest application filed is for "integrated circuit having fins crossing cell boundary".

Company Profile

10.7.9

CHOU; Ya-Chi - Hsinchu City TW
Chou; Ya-Chi - Hsinchu TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated Circuit Having Fins Crossing Cell Boundary App 20210313319 - SUE; Pin-Dai ; et al.	2021-10-07
Buried Metal Track and Methods Forming Same App 20210242212 - Wang; Pochun ; et al.	2021-08-05
Buried metal track and methods forming same Grant 11,004,855 - Wang , et al. May 11, 2	2021-05-11
Integrated Circuit And Method Of Manufacturing Same App 20200350250 - WANG; Pochun ; et al.	2020-11-05
Method and system for pin layout Grant 10,796,060 - Chang , et al. October 6, 2	2020-10-06
Integrated circuit and method of manufacturing same Grant 10,734,321 - Wang , et al.	2020-08-04
Semiconductor device having engineering change order (ECO) cells and method of using Grant 10,553,575 - Tien , et al. Fe	2020-02-04
Buried Metal Track and Methods Forming Same App 20190341387 - Wang; Pochun ; et al.	2019-11-07
Buried metal track and methods forming same Grant 10,446,555 - Wang , et al. Oc	2019-10-15
Method And System For Pin Layout App 20190243940 - CHANG; FONG-YUAN ; et al.	2019-08-08
Method and system for pin layout Grant 10,268,796 - Chang , et al.	2019-04-23
Buried Metal Track and Methods Forming Same App 20190067290 - Wang; Pochun ; et al.	2019-02-28
Method And System For Pin Layout App 20180075181 - CHANG; FONG-YUAN ; et al.	2018-03-15
Semiconductor Device Having Engineering Change Order (eco) Cells And Method Of Using App 20180076190 - TIEN; Li-Chun ; et al.	2018-03-15
Standard cell layout, semiconductor device having engineering change order (ECO) cells and method Grant 9,831,230 - Tien , et al. November 28, 2	2017-11-28
Standard Cell Layout, Semiconductor Device Having Engineering Change Order (eco) Cells And Method App 20150048424 - TIEN; Li-Chun ; et al.	2015-02-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.