loadpatents
name:-0.024343013763428
name:-0.017326831817627
name:-0.0050880908966064
Chou; Ling-Chun Patent Filings

Chou; Ling-Chun

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chou; Ling-Chun.The latest application filed is for "high voltage semiconductor device".

Company Profile
5.24.27
  • Chou; Ling-Chun - Tainan City TW
  • Chou; Ling-Chun - Tainan TW
  • Chou; Ling-Chun - Yun-Lin County TW
  • Chou; Ling-Chun - Yunlin County N/A TW
  • CHOU; Ling-Chun - YuweiTownship TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High Voltage Semiconductor Device
App 20220271161 - Chou; Ling-Chun ;   et al.
2022-08-25
Semiconductor structure and manufacturing method thereof
Grant 10,978,589 - Chou , et al. April 13, 2
2021-04-13
Semiconductor Structure And Manufacturing Method Thereof
App 20190355849 - CHOU; LING-CHUN ;   et al.
2019-11-21
Semiconductor structure and manufacturing method thereof
Grant 10,439,066 - Chou , et al. O
2019-10-08
Semiconductor Structure And Manufacturing Method Thereof
App 20190067480 - Chou; Ling-Chun ;   et al.
2019-02-28
Bipolar junction transistor
Grant 9,978,745 - Wang , et al. May 22, 2
2018-05-22
Bipolar Junction Transistor
App 20180068998 - Wang; Kuan-Ti ;   et al.
2018-03-08
Semiconductor device and method for fabricating the same
Grant 9,853,021 - Wang , et al. December 26, 2
2017-12-26
FinFET structure device
Grant 9,799,770 - Lin , et al. October 24, 2
2017-10-24
Finfet Structure Device
App 20170243977 - Lin; Ting-Yao ;   et al.
2017-08-24
Method of forming semiconductor device
Grant 9,590,072 - Chou March 7, 2
2017-03-07
Gate structure and method for trimming spacers
Grant 9,318,571 - Wang , et al. April 19, 2
2016-04-19
Strained silicon structure
Grant 9,312,258 - Hwang , et al. April 12, 2
2016-04-12
Spacer scheme for semiconductor device
Grant 9,269,811 - Chou , et al. February 23, 2
2016-02-23
Semiconductor Device
App 20150108553 - Chou; Ling-Chun ;   et al.
2015-04-23
Semiconductor device and manufacturing method thereof
Grant 8,951,876 - Chou , et al. February 10, 2
2015-02-10
Semiconductor structure and method for slimming spacer
Grant 8,841,193 - Guo , et al. September 23, 2
2014-09-23
Semiconductor Device And Manufacturing Method Thereof
App 20130341685 - Chou; Ling-Chun ;   et al.
2013-12-26
Strained Silicon Structure
App 20130292775 - Hwang; Guang-Yaw ;   et al.
2013-11-07
Method for forming semiconductor device
Grant 8,574,978 - Hung , et al. November 5, 2
2013-11-05
Semiconductor Structure And Method For Slimming Spacer
App 20130288446 - Guo; Ted Ming-Lang ;   et al.
2013-10-31
Method For Forming Semiconductor Device
App 20130273706 - Hung; Ching-Wen ;   et al.
2013-10-17
Strained silicon structure
Grant 8,552,503 - Hwang , et al. October 8, 2
2013-10-08
Semiconductor structure and method for slimming spacer
Grant 8,502,288 - Guo , et al. August 6, 2
2013-08-06
Method For Manufacturing Semiconductor Structure
App 20130183803 - Chou; Ling-Chun
2013-07-18
Method for manufacturing semiconductor structure
Grant 8,486,794 - Chou July 16, 2
2013-07-16
Method For Manufacturing Semiconductor Device
App 20130171789 - Chou; Ling-Chun ;   et al.
2013-07-04
Semiconductor Process
App 20130089962 - Chang; Chung-Fu ;   et al.
2013-04-11
Semiconductor Structure And Method For Slimming Spacer
App 20120248511 - Guo; Ted Ming-Lang ;   et al.
2012-10-04
Method of fabricating n-channel metal-oxide semiconductor transistor
Grant 8,273,631 - Wang , et al. September 25, 2
2012-09-25
Stress Adjusting Method
App 20120196421 - CHANG; Tsung-Hung ;   et al.
2012-08-02
Strained Silicon Structure
App 20120132996 - Hwang; Guang-Yaw ;   et al.
2012-05-31
Method of fabricating two-step self-aligned contact
Grant 8,129,235 - Chou , et al. March 6, 2
2012-03-06
Method of fabricating n-channel metal-oxide semiconductor transistor
App 20110143511 - Wang; I-Chang ;   et al.
2011-06-16
Alignment Mark
App 20100327451 - Chou; Ling-Chun ;   et al.
2010-12-30
Inspection Structure And Method For In-line Monitoring Wafer
App 20100308220 - Chou; Ling-Chun ;   et al.
2010-12-09
Alignment mark and defect inspection method
Grant 7,817,265 - Chou , et al. October 19, 2
2010-10-19
Gate Structure And Method For Trimming Spacers
App 20100213554 - Wang; I-Chang ;   et al.
2010-08-26
Alignment Mark And Defect Inspection Method
App 20100073671 - Chou; Ling-Chun ;   et al.
2010-03-25
Method Of Fabricating Two-step Self-aligned Contact
App 20080230917 - Chou; Ling-Chun ;   et al.
2008-09-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed