CHOU; LIANG-PIN

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHOU; LIANG-PIN.The latest application filed is for "gate-all-around semiconductor device with dielectric-all-around capacitor and method for fabricating the same".

Company Profile

5.4.15

CHOU; LIANG-PIN - TAOYUAN CITY TW
Chou; Liang-Pin - Taoyuan TW
CHOU; Liang-Pin - Taoyuan County TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Gate-all-around Semiconductor Device With Dielectric-all-around Capacitor And Method For Fabricating The Same App 20220310621 - CHOU; LIANG-PIN	2022-09-29
Gate-all-around Semiconductor Device With Dielectric-all-around Capacitor And Method For Fabricating The Same App 20220208769 - CHOU; Liang-Pin	2022-06-30
Semiconductor Device With Flowable Layer App 20220181438 - CHOU; LIANG-PIN	2022-06-09
Method For Fabricating Semiconductor Device With Porous Dielectric Structure App 20220059411 - CHOU; LIANG-PIN	2022-02-24
Semiconductor Device With Flowable Layer And Method For Fabricating The Same App 20220013629 - CHOU; LIANG-PIN	2022-01-13
Method For Manufacturing Semiconductor Structure Same App 20210384108 - CHOU; LIANG-PIN	2021-12-09
Semiconductor structure and method for manufacturing the same Grant 11,183,443 - Chou November 23, 2	2021-11-23
Method For Preparing Semiconductor Device With Air Gap App 20210296158 - CHOU; Liang-Pin	2021-09-23
Semiconductor device with air gap and method for preparing the same Grant 11,114,334 - Chou September 7, 2	2021-09-07
Semiconductor Device With Porous Dielectric Structure And Method For Fabricating The Same App 20210249310 - CHOU; LIANG-PIN	2021-08-12
Package structure Grant 11,088,095 - Chou August 10, 2	2021-08-10
Semiconductor Device With Air Gap And Method For Preparing The Same App 20210074578 - CHOU; Liang-Pin	2021-03-11
Semiconductor Structure And Method For Manufacturing The Same App 20200395273 - Chou; Liang-Pin	2020-12-17
Method For Preparing Multilayer Structure App 20200203143 - CHOU; LIANG-PIN	2020-06-25
Package Structure App 20200185341 - CHOU; LIANG-PIN	2020-06-11
Memory Device App 20190198095 - FANG; WEI-CHUAN ; et al.	2019-06-27
Method For Fabricating A Semiconductor Device App 20090017604 - WANG; Mao-Ying ; et al.	2009-01-15
Method for fabricating passivation layer Grant 7,166,542 - Lo , et al. January 23, 2	2007-01-23
[method For Fabricating Passivation Layer] App 20050074964 - Lo, Ming-Hung ; et al.	2005-04-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.