loadpatents
name:-0.030614137649536
name:-0.015918016433716
name:-0.0072128772735596
CHOPRA; Saurabh Patent Filings

CHOPRA; Saurabh

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHOPRA; Saurabh.The latest application filed is for "selective methods for fabricating devices and structures".

Company Profile
6.17.24
  • CHOPRA; Saurabh - Santa Clara CA
  • Chopra; Saurabh - San Francisco CA
  • Chopra; Saurabh - Fremont CA
  • Chopra; Saurabh - Sunnyvale CA
  • Chopra; Saurabh - Raleigh NC
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Selective Methods For Fabricating Devices And Structures
App 20220310390 - HUANG; Yi-Chiau ;   et al.
2022-09-29
Temperature Profile Measurement And Synchronized Control On Substrate And Susceptor In An Epitaxy Chamber
App 20220155148 - ZHU; Zuoming ;   et al.
2022-05-19
Method Of Fabricating A Semiconductor Device Having Reduced Contact Resistance
App 20220093749 - THAREJA; Gaurav ;   et al.
2022-03-24
Method of fabricating a semiconductor device having reduced contact resistance
Grant 11,195,923 - Thareja , et al. December 7, 2
2021-12-07
Semiconductor device, method of making a semiconductor device, and processing system
Grant 11,152,479 - Thareja , et al. October 19, 2
2021-10-19
Central Hub Reconciliation System And Method
App 20210279698 - Godshall; Alexander ;   et al.
2021-09-09
System, Method, and Computer Program Product for Linking Accounts Across Systems
App 20210224816 - Moore; Jeffrey ;   et al.
2021-07-22
Method And Apparatus For Precleaning A Substrate Surface Prior To Epitaxial Growth
App 20210010160 - OLSEN; Christopher S. ;   et al.
2021-01-14
Method and apparatus for precleaning a substrate surface prior to epitaxial growth
Grant 10,837,122 - Olsen , et al. November 17, 2
2020-11-17
Methods For Low Temperature Silicide Formation
App 20200283896 - LI; Xuebin ;   et al.
2020-09-10
Semiconductor Device, Method Of Making A Semiconductor Device, And Processing System
App 20200258997 - A1
2020-08-13
Method Of Fabricating A Semiconductor Device Having Reduced Contact Resistance
App 20200203490 - THAREJA; Gaurav ;   et al.
2020-06-25
Method And Apparatus For Precleaning A Substrate Surface Prior To Epitaxial Growth
App 20190382917 - OLSEN; Christopher S. ;   et al.
2019-12-19
Self-aligned nanodots for 3D NAND flash memory
Grant 10,446,392 - Jun , et al. Oc
2019-10-15
Method and apparatus for precleaning a substrate surface prior to epitaxial growth
Grant 10,428,441 - Olsen , et al. October 1, 2
2019-10-01
Self-aligned Nanodots For 3d Nand Flash Memory
App 20180233359 - JUN; Sungwon ;   et al.
2018-08-16
Method And Apparatus For Precleaning A Substrate Surface Prior To Epitaxial Growth
App 20180016705 - OLSEN; Christopher S. ;   et al.
2018-01-18
Method and apparatus for precleaning a substrate surface prior to epitaxial growth
Grant 9,683,308 - Olsen , et al. June 20, 2
2017-06-20
Epitaxy of high tensile silicon alloy for tensile strain applications
Grant 9,460,918 - Ye , et al. October 4, 2
2016-10-04
Carbon Addition For Low Resistivity In Situ Doped Silicon Epitaxy
App 20150221730 - YE; Zhiyuan ;   et al.
2015-08-06
Carbon addition for low resistivity in situ doped silicon epitaxy
Grant 9,012,328 - Ye , et al. April 21, 2
2015-04-21
Method And Apparatus For Precleaning A Substrate Surface Prior To Epitaxial Growth
App 20150040822 - OLSEN; Christopher S. ;   et al.
2015-02-12
Epitaxy Of High Tensile Silicon Alloy For Tensile Strain Applications
App 20140106547 - YE; Zhiyuan ;   et al.
2014-04-17
Epitaxy of high tensile silicon alloy for tensile strain applications
Grant 8,652,945 - Ye , et al. February 18, 2
2014-02-18
Epitaxy Of High Tensile Silicon Alloy For Tensile Strain Applications
App 20120202338 - Ye; Zhiyuan ;   et al.
2012-08-09
Carbon Addition For Low Resistivity In Situ Doped Silicon Epitaxy
App 20120193623 - Ye; Zhiyuan ;   et al.
2012-08-02
Methods of selectively depositing an epitaxial layer
Grant 8,207,023 - Ye , et al. June 26, 2
2012-06-26
Methods Of Selectively Depositing An Epitaxial Layer
App 20110277934 - Ye; Zhiyuan ;   et al.
2011-11-17
Phosphorus containing Si epitaxial layers in N-type source/drain junctions
Grant 7,960,236 - Chopra , et al. June 14, 2
2011-06-14
Methods Of Selectively Depositing An Epitaxial Layer
App 20110124169 - YE; ZHIYUAN ;   et al.
2011-05-26
Selective formation of silicon carbon epitaxial layer
Grant 7,776,698 - Ye , et al. August 17, 2
2010-08-17
Method of forming conformal silicon layer for recessed source-drain
Grant 7,772,074 - Ye , et al. August 10, 2
2010-08-10
Method Of Forming Conformal Silicon Layer For Recessed Source-drain
App 20090104739 - Ye; Zhiyuan ;   et al.
2009-04-23
Selective Formation of Silicon Carbon Epitaxial Layer
App 20090093094 - Ye; Zhiyuan ;   et al.
2009-04-09
Phosphorus Containing Si Epitaxial Layers in N-Type Source/Drain Junctions
App 20080182075 - Chopra; Saurabh ;   et al.
2008-07-31
Methods of fabricating strained semiconductor-on-insulator field-effect transistors and related devices
Grant 7,211,458 - Ozturk , et al. May 1, 2
2007-05-01
Methods of fabricating strained semiconductor-on-insulator field-effect transistors and related devices
App 20070029553 - Ozturk; Mehmet ;   et al.
2007-02-08
Carbon nanotube based resonant-circuit sensor
Grant 6,997,039 - Rao , et al. February 14, 2
2006-02-14
Carbon nanotube based resonant-circuit sensor
App 20050183492 - Rao, Apparao M. ;   et al.
2005-08-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed