Choo; Chul-Hwan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Choo; Chul-Hwan.The latest application filed is for "dynamic semiconductor memory device and memory system having the same".

Company Profile

4.8.9

Choo; Chul-Hwan - Hwaseong-si KR
Choo; Chul-Hwan - Paju-si N/A KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Memory system, a method of determining an error of the memory system and an electronic apparatus having the memory system Grant 10,891,204 - Kim , et al. January 12, 2	2021-01-12
Memory device including bump arrays spaced apart from each other and electronic device including the same Grant 10,727,200 - Choo , et al.	2020-07-28
Dynamic Semiconductor Memory Device And Memory System Having The Same App 20200176052 - Choo; Chul Hwan ; et al.	2020-06-04
Memory Device Including Bump Arrays Spaced Apart From Each Other And Electronic Device Including The Same App 20190259732 - CHOO; Chul-Hwan ; et al.	2019-08-22
Memory System, A Method Of Determining An Error Of The Memory System And An Electronic Apparatus Having The Memory System App 20190235977 - KIM; Soo-Hyung ; et al.	2019-08-01
Die packages and systems having the die packages Grant 8,710,655 - Kim , et al. April 29, 2	2014-04-29
Die Packages And Systems Having The Die Packages App 20130161812 - Kim; Hyun-Joong ; et al.	2013-06-27
Stacked semiconductor chip package with shared DLL signal and method for fabricating stacked semiconductor chip package with shared DLL signal Grant 8,228,704 - Choo , et al. July 24, 2	2012-07-24
On-die termination latency clock control circuit and method of controlling the on-die termination latency clock Grant 8,035,412 - Choo , et al. October 11, 2	2011-10-11
On-die Termination Latency Clock Control Circuit And Method Of Controlling The On-die Termination Latency Clock App 20100259294 - CHOO; Chul-hwan ; et al.	2010-10-14
Method of arranging fuses in a fuse box of a semiconductor memory device and a semiconductor memory device including such an arrangement Grant 7,701,744 - Choo , et al. April 20, 2	2010-04-20
Semiconductor chip package and method for fabricating semiconductor chip App 20080204091 - Choo; Chul-Hwan ; et al.	2008-08-28
Method of arranging fuses in a fuse box of a semiconductor memory device and a semiconductor memory device including such an arrangement App 20080101141 - Choo; Chul-hwan ; et al.	2008-05-01
Address converter semiconductor device and semiconductor memory device having the same Grant 7,319,634 - Choo , et al. January 15, 2	2008-01-15
Address converter semiconductor device and semiconductor memory device having the same App 20070153619 - Choo; Chul-Hwan ; et al.	2007-07-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.