Chong; Philip

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chong; Philip.The latest application filed is for "static analysis of computer code to determine impact of change to a code component upon a dependent code component".

Company Profile

0.13.9

Chong; Philip - Berkeley CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Static analysis of computer code to determine impact of change to a code component upon a dependent code component Grant 9,836,390 - Boshernitsan , et al. December 5, 2	2017-12-05
Static Analysis Of Computer Code To Determine Impact Of Change To A Code Component Upon A Dependent Code Component App 20150317236 - Boshernitsan; Marat ; et al.	2015-11-05
Static analysis of computer code to determine impact of change to a code component upon a dependent code component Grant 9,032,376 - Boshernitsan , et al. May 12, 2	2015-05-12
Static Analysis Of Computer Code To Determine Impact Of Change To A Code Component Upon A Dependent Code Component App 20140130020 - Boshernitsan; Marat ; et al.	2014-05-08
Optimizing integrated circuit design through use of sequential timing information Grant 8,589,845 - Albrecht , et al. November 19, 2	2013-11-19
Method and system for approximate placement in electronic designs Grant 8,572,540 - Chong , et al. October 29, 2	2013-10-29
Reducing critical cycle delay in an integrated circuit design through use of sequential slack Grant 8,307,316 - Albrecht , et al. November 6, 2	2012-11-06
Reducing Critical Cycle Delay In An Integrated Circuit Design Through Use Of Sequential Slack App 20110252389 - ALBRECHT; Christoph ; et al.	2011-10-13
Method And System For Approximate Placement In Electronic Designs App 20110239177 - Chong; Philip ; et al.	2011-09-29
Method, system, and computer program product for implementing incremental placement in electronics design Grant 8,028,263 - Chong , et al. September 27, 2	2011-09-27
Method and system for approximate placement in electronic designs Grant 7,966,595 - Chong , et al. June 21, 2	2011-06-21
Reducing critical cycle delay in an integrated circuit design through use of sequential slack Grant 7,913,210 - Albrecht , et al. March 22, 2	2011-03-22
Optimizing integrated circuit design through use of sequential timing information Grant 7,743,354 - Albrecht , et al. June 22, 2	2010-06-22
Methods, systems, and computer program products for grid-morphing techniques in placement, floorplanning, and legalization Grant 7,739,644 - Chong , et al. June 15, 2	2010-06-15
Optimizing Integrated Circuit Design Through Use Of Sequential Timing Information App 20100115477 - ALBRECHT; Christoph ; et al.	2010-05-06
Method, System, And Computer Program Product For Implementing Incremental Placement In Electronics Design App 20100037196 - Chong; Philip ; et al.	2010-02-11
Data path and placement optimization in an integrated circuit through use of sequential timing information Grant 7,624,364 - Albrecht , et al. November 24, 2	2009-11-24
Optimizing integrated circuit design through use of sequential timing information App 20080276209 - ALBRECHT; Christoph ; et al.	2008-11-06
Optimizing Integrated Circuit Design Through Use Of Sequential Timing Information App 20080276208 - Albrecht; Christoph ; et al.	2008-11-06
Optimizing integrated circuit design through use of sequential timing information App 20080276210 - ALBRECHT; Christoph ; et al.	2008-11-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.