loadpatents
Patent applications and USPTO patent grants for Chok; Kho Liep.The latest application filed is for "integrated circuit with protective moat".
Patent | Date |
---|---|
Grain boundary blocking for stress migration and electromigration improvement in CU interconnects Grant 7,989,338 - Zhang , et al. August 2, 2 | 2011-08-02 |
Method of fabrication of a die oxide ring Grant 7,276,440 - Zhang , et al. October 2, 2 | 2007-10-02 |
Integrated circuit with protective moat Grant 7,224,060 - Zhang , et al. May 29, 2 | 2007-05-29 |
Integrated circuit with protective moat App 20050167824 - Zhang, Fan ;   et al. | 2005-08-04 |
Method of fabrication of a die oxide ring App 20050127495 - Zhang, Fan ;   et al. | 2005-06-16 |
Plasma enhanced chemical vapor deposited (PECVD) silicon nitride barrier layer for high density plasma chemical vapor deposited (HDP-CVD) dielectric layer Grant 6,127,238 - Liao , et al. October 3, 2 | 2000-10-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.