Choi; Myung-Chan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Choi; Myung-Chan.The latest application filed is for "memory device and power reduction method of the same memory device".

Company Profile

0.14.13

Choi; Myung-Chan - San Jose CA
Choi; Myung-Chan - Suwon KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Latency control circuit and method Grant 11,004,499 - Kim , et al. May 11, 2	2021-05-11
Memory device and power reduction method of the same memory device Grant 10,564,692 - Choi Feb	2020-02-18
Memory Device And Power Reduction Method Of The Same Memory Device App 20190304530 - Choi; Myung-Chan	2019-10-03
Delay locked loop circuit and method of controlling same Grant 10,217,497 - Choi Feb	2019-02-26
Delay Locked Loop Circuit And Method Of Controlling Same App 20180358061 - CHOI; Myung Chan	2018-12-13
Memory device having input circuit and operating method of same Grant 9,721,675 - Choi August 1, 2	2017-08-01
Burst sequence control and multi-valued fuse scheme in memory device Grant 9,202,532 - Choi December 1, 2	2015-12-01
Burst Sequence Control And Multi-Valued Fuse Scheme In Memory Device App 20140071770 - Choi; Myung Chan	2014-03-13
Low Power Memory Control Circuits And Methods App 20120201085 - Yoo; Seung-Moon ; et al.	2012-08-09
Low power memory control circuits and methods Grant 7,929,367 - Yoo , et al. April 19, 2	2011-04-19
Low voltage operation DRAM control circuits Grant 7,839,701 - Choi November 23, 2	2010-11-23
Source transistor configurations and control methods Grant 7,705,625 - Yoo , et al. April 27, 2	2010-04-27
Dynamic memory refresh configurations and leakage control methods Grant 7,522,464 - Yoo , et al. April 21, 2	2009-04-21
Dynamic Memory Refresh Configurations And Leakage Control Methods App 20080031068 - Yoo; Seung-Moon ; et al.	2008-02-07
Low voltage operation dram control circuits Grant 7,324,390 - Choi January 29, 2	2008-01-29
Low Voltage Operation Dram Control Circuits App 20080008018 - Choi; Myung Chan	2008-01-10
CMOS constant voltage generator Grant 7,301,322 - Choi November 27, 2	2007-11-27
Low Power Memory Control Circuits And Methods App 20070081405 - Yoo; Seung-Moon ; et al.	2007-04-12
Source transistor configurations and control methods App 20070063763 - Yoo; Seung-Moon ; et al.	2007-03-22
Low voltage operation dram control circuits App 20060227593 - Choi; Myung Chan	2006-10-12
Low voltage operation DRAM control circuits Grant 7,082,048 - Choi July 25, 2	2006-07-25
Internal voltage generator scheme and power management method App 20050259497 - Choi, Myung Chan	2005-11-24
CMOS constant voltage generator App 20050184797 - Choi, Myung Chan	2005-08-25
Low voltage operation DRAM control circuits App 20050083769 - Choi, Myung Chan	2005-04-21
Synchronous semiconductor memory device having macro command storage and execution method therefor Grant 5,923,612 - Park , et al. July 13, 1	1999-07-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.