Choi; Jung-Yong

Patent Applications and Registrations

Patent applications and USPTO patent grants for Choi; Jung-Yong.The latest application filed is for "methods of communicating data using inversion and related systems".

Company Profile

0.10.11

Choi; Jung-Yong - Gyeonggi-do KR
Choi; Jung-yong - Seongnam-si KR
Choi; Jung-Yong - Bundang-gu KR
Choi; Jung-Yong - Kyunggi-do KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods of Communicating Data Using Inversion and Related Systems App 20110113168 - Choi; Jung-Yong ; et al.	2011-05-12
Methods of communicating data using inversion and related systems Grant 7,894,275 - Choi , et al. February 22, 2	2011-02-22
Memory device input buffer, related memory device, controller and system Grant 7,889,570 - Lee , et al. February 15, 2	2011-02-15
Controlling execution of additional function during a refresh operation in a semiconductor memory device Grant 7,701,795 - Lee , et al. April 20, 2	2010-04-20
Method of controlling on-die termination of memory devices sharing signal lines Grant 7,554,353 - Lee , et al. June 30, 2	2009-06-30
Temperature sensor instruction signal generator and semiconductor memory device having the same Grant 7,499,359 - Choi , et al. March 3, 2	2009-03-03
Methods of communicating data using inversion and related systems App 20080162778 - Choi; Jung-yong ; et al.	2008-07-03
Method of controlling on-die termination of memory devices sharing signal lines App 20080030221 - Lee; Dong-woo ; et al.	2008-02-07
Memory devices configured to detect failure of temperature sensors thereof and methods of operating and testing same Grant 7,324,398 - Shim , et al. January 29, 2	2008-01-29
Controlling execution of additional function during a refresh operation in a semiconductor memory device App 20070297260 - Lee; Dong-Woo ; et al.	2007-12-27
Memory device input buffer, related memory device, controller and system App 20070070782 - Lee; Dong-woo ; et al.	2007-03-29
Semiconductor memory device having self refresh mode and related method of operation Grant 7,190,628 - Choi , et al. March 13, 2	2007-03-13
Temperature sensor instruction signal generator and semiconductor memory device having the same App 20060195289 - Choi; Jong-Hyun ; et al.	2006-08-31
Semiconductor memory device having self refresh mode and related method of operation App 20060164903 - Choi; Jung-Yong ; et al.	2006-07-27
Method and memory system in which operating mode is set using address signal Grant 7,042,800 - Kang , et al. May 9, 2	2006-05-09
Memory devices configured to detect failure of temperature sensors thereof and methods of operating and testing same App 20060077742 - Shim; Jae-Eung ; et al.	2006-04-13
Semiconductor memory device having an internal voltage generation circuit for selectively generating an internal voltage according to an external voltage level Grant 6,930,948 - Lee , et al. August 16, 2	2005-08-16
Method and memory system in which operating mode is set using address signal App 20050078548 - Kang, Young-gu ; et al.	2005-04-14
Semiconductor memory device and a method for generating a block selection signal of the same Grant 6,735,147 - Choi , et al. May 11, 2	2004-05-11
Semiconductor memory device having an internal voltage generation circuit for selectively generating an internal voltage according to an external voltage level App 20040017690 - Lee, Kyu-Chan ; et al.	2004-01-29
Semiconductor memory device and a method for generating a block selection signal of the same App 20030128617 - Choi, Jung-Yong ; et al.	2003-07-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.