loadpatents
name:-0.045625925064087
name:-0.015384912490845
name:-0.00078296661376953
CHOI; Jihwan Patent Filings

CHOI; Jihwan

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHOI; Jihwan.The latest application filed is for "method and apparatus for data-free network quantization and compression with adversarial knowledge distillation".

Company Profile
0.17.16
  • CHOI; Jihwan - Daegu KR
  • Choi; Jihwan - San Mateo CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method And Apparatus For Data-free Network Quantization And Compression With Adversarial Knowledge Distillation
App 20210295173 - CHOI; Yoo Jin ;   et al.
2021-09-23
HTO offset for long leffective, better device performance
Grant 9,455,352 - Cheng , et al. September 27, 2
2016-09-27
Wordline resistance reduction method and structure in an integrated circuit memory device
Grant 9,240,418 - Fang , et al. January 19, 2
2016-01-19
Hto Offset For Long Leffective, Better Device Performance
App 20140167138 - Cheng; Ning ;   et al.
2014-06-19
HTO offset for long Leffective, better device performance
Grant 8,653,581 - Cheng , et al. February 18, 2
2014-02-18
Gate trim process using either wet etch or dry etch approach to target CD for selected transistors
Grant 8,409,994 - Davis , et al. April 2, 2
2013-04-02
HTO offset and BL trench process for memory device to improve device performance
Grant 8,330,209 - Cheng , et al. December 11, 2
2012-12-11
Gate Trim Process Using Either Wet Etch Or Dry Etch Approach To Target Cd For Selected Transistors
App 20120032308 - Davis; Bradley M. ;   et al.
2012-02-09
Gate trim process using either wet etch or dry etch approach to target CD for selected transistors
Grant 8,067,314 - Davis , et al. November 29, 2
2011-11-29
Self-aligned patterning method by using non-conformal film and etch for flash memory and other semiconductor applications
Grant 8,035,153 - Fang , et al. October 11, 2
2011-10-11
Hto Offset And Bl Trench Process For Memory Device To Improve Device Performance
App 20110169069 - Cheng; Ning ;   et al.
2011-07-14
Memory device etch methods
Grant 7,972,951 - Hui , et al. July 5, 2
2011-07-05
HTO offset spacers and dip off process to define junction
Grant 7,943,983 - Wu , et al. May 17, 2
2011-05-17
HTO offset and BL trench process for memory device to improve device performance
Grant 7,935,596 - Cheng , et al. May 3, 2
2011-05-03
Wordline Resistance Reduction Method And Structure In An Integrated Circuit Memory Device
App 20110095370 - FANG; Shenqing ;   et al.
2011-04-28
Wordline resistance reduction method and structure in an integrated circuit memory device
Grant 7,867,899 - Fang , et al. January 11, 2
2011-01-11
Gate Trim Process Using Either Wet Etch Or Dry Etch Appraoch To Target Cd For Selected Transistors
App 20100264519 - Davis; Bradley M. ;   et al.
2010-10-21
Self-aligned Patterning Method By Using Non-conformal Film And Etch For Flash Memory And Other Semiconductor Applications
App 20100230743 - Fang; Shenqing ;   et al.
2010-09-16
Dual storage node memory devices and methods for fabricating the same
Grant 7,785,965 - Kim , et al. August 31, 2
2010-08-31
Hto Offset And Bl Trench Process For Memory Device To Improve Device Performance
App 20100155816 - Cheng; Ning ;   et al.
2010-06-24
Hto Offset For Long Leffective, Better Device Performance
App 20100155817 - Cheng; Ning ;   et al.
2010-06-24
Hto Offset Spacers And Dip Off Process To Define Junction
App 20100155785 - Wu; Huaqiang ;   et al.
2010-06-24
Self-aligned patterning method by using non-conformal film and etch back for flash memory and other semiconductor applications
Grant 7,732,276 - Fang , et al. June 8, 2
2010-06-08
Memory Device Etch Methods
App 20100120239 - HUI; Angela T. ;   et al.
2010-05-13
Memory device etch methods
Grant 7,670,959 - Hui , et al. March 2, 2
2010-03-02
Wordline Resistance Reduction Method And Structure In An Integrated Circuit Memory Device
App 20090268500 - FANG; Shenqing ;   et al.
2009-10-29
Self-aligned patterning method by using non-conformal film and etch back for flash memory and other semiconductor applications
App 20080265301 - Fang; Shenqing ;   et al.
2008-10-30
Memory Device Etch Methods
App 20080153298 - Hui; Angela T. ;   et al.
2008-06-26
Dual Storage Node Memory Devices And Methods For Fabricating The Same
App 20080064165 - Kim; Unsoon ;   et al.
2008-03-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed