CHOI; Hyojin

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHOI; Hyojin.The latest application filed is for "memory device for processing a row-hammer refresh operation and a method of operating thereof".

Company Profile

4.7.13

CHOI; Hyojin - Seoul KR
Choi; Hyojin - Suwon-si KR
Choi; Hyojin - Gyeonggi-do KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Memory Device For Processing A Row-hammer Refresh Operation And A Method Of Operating Thereof App 20220084564 - CHOI; Hyojin ; et al.	2022-03-17
Induction heating device having reduced number of wire harnesses Grant 11,140,752 - Choi , et al. October 5, 2	2021-10-05
Induction Heat Cooking Apparatus And Method For Operating The Same App 20210127463 - SON; Seongho ; et al.	2021-04-29
Electronic Devices Generating Verification Vector For Verifying Semiconductor Circuit And Methods Of Operating The Same App 20210117193 - Kim; Seungju ; et al.	2021-04-22
Induction heat cooking apparatus and operating method thereof Grant 10,973,091 - Son , et al. April 6, 2	2021-04-06
Induction heat cooking apparatus and method for operating the same Grant 10,917,947 - Son , et al. February 9, 2	2021-02-09
Method And Apparatus With System Verification Based On Reinforcement Learning App 20200364314 - LEE; Jun Haeng ; et al.	2020-11-19
Induction Heating Device Having Reduced Number Of Wire Harnesses App 20190306928 - CHOI; Hyojin ; et al.	2019-10-03
Induction Heat Cooking Apparatus And Operating Method Thereof App 20190045586 - SON; Seongho ; et al.	2019-02-07
Induction Heat Cooking Apparatus And Method For Operating The Same App 20180177000 - SON; Seongho ; et al.	2018-06-21
Test method of semiconductor memory device and semiconductor memory system transferring fail address data from a volatile to a non-volatile memory array using an error-correction code engine Grant 9,747,998 - Kim , et al. August 29, 2	2017-08-29
DRAM controller having DRAM bad page management function and bad page management method thereof Grant 9,348,679 - Yoo , et al. May 24, 2	2016-05-24
Semiconductor memory cell array having fast array area and semiconductor memory including the same Grant 9,305,616 - Yu , et al. April 5, 2	2016-04-05
Semiconductor memory device with operation functions to be used during a modified read or write mode Grant 9,292,425 - Choi , et al. March 22, 2	2016-03-22
Memory Device, Memory System, And Method Of Operating Memory Device App 20150199234 - CHOI; HYOJIN ; et al.	2015-07-16
Test Method Of Semiconductor Memory Device And Semiconductor Memory System App 20150155055 - KIM; Sua ; et al.	2015-06-04
Dram Controller Having Dram Bad Page Management Function And Bad Page Management Method Thereof App 20150067248 - Yoo; Jun Hee ; et al.	2015-03-05
Semiconductor Memory Device With Operation Functions App 20140075135 - CHOI; HYOJIN ; et al.	2014-03-13
Semiconductor Memory Cell Array Having Fast Array Area And Semiconductor Memory Including The Same App 20140025880 - YU; Haksoo ; et al.	2014-01-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.