Choi; Hyo-jin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Choi; Hyo-jin.The latest application filed is for "device for generating verification vector for circuit design verification, circuit design system, and reinforcement learning method of the device and the circuit design system".

Company Profile

2.9.17

Choi; Hyo-jin - Seoul KR
CHOI; Hyo Jin - Icheon-si KR
Choi; Hyo-jin - Suwon-si KR
Choi; Hyo Jin - Kwangmyung City KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Device For Generating Verification Vector For Circuit Design Verification, Circuit Design System, And Reinforcement Learning Method Of The Device And The Circuit Design System App 20220198111 - Huh; In ; et al.	2022-06-23
Storage Device And Operating Method Thereof App 20220137851 - KIM; Tae Ha ; et al.	2022-05-05
Device for generating verification vector for circuit design verification, circuit design system, and reinforcement learning method of the device and the circuit design system Grant 11,281,832 - Huh , et al. March 22, 2	2022-03-22
Short range wireless communication device and method Grant 11,146,935 - Jang , et al. October 12, 2	2021-10-12
Device For Generating Verification Vector For Circuit Design Verification, Circuit Design System, And Reinforcement Learning Met App 20200257840 - A1	2020-08-13
Short Range Wireless Communication Device And Method App 20200196124 - JANG; Byoungsoon ; et al.	2020-06-18
Semiconductor memory devices including error correction circuits and methods of operating the semiconductor memory devices Grant 10,684,793 - Chung , et al.	2020-06-16
Semiconductor Memory Devices Including Error Correction Circuits And Methods Of Operating The Semiconductor Memory Devices App 20170192721 - CHUNG; Hoi-ju ; et al.	2017-07-06
Semiconductor memory devices including error correction circuits and methods of operating the semiconductor memory devices Grant 9,632,856 - Chung , et al. April 25, 2	2017-04-25
Semiconductor Memory Devices Including Error Correction Circuits And Methods Of Operating The Semiconductor Memory Devices App 20160124784 - CHUNG; Hoi-ju ; et al.	2016-05-05
Memory system for continuously mapping addresses of a memory module having defective locations Grant 9,318,168 - Park , et al. April 19, 2	2016-04-19
Semiconductor memory devices including error correction circuits and methods of operating the semiconductor memory devices Grant 9,268,636 - Chung , et al. February 23, 2	2016-02-23
Semiconductor memory device and memory system including the same Grant 9,064,603 - Youn , et al. June 23, 2	2015-06-23
Memory Device, Memory System Including The Same, Operating Method Thereof App 20150049570 - LEE; Sung-Hyun ; et al.	2015-02-19
Memory System App 20140310481 - CHUNG; Hoi Ju ; et al.	2014-10-16
Semiconductor Memory Device Having Asymmetric Access Time App 20140268978 - CHOI; Hyo-Jin ; et al.	2014-09-18
Semiconductor Memory Devices Including Error Correction Circuits And Methods Of Operating The Semiconductor Memory Devices App 20140245105 - CHUNG; Hoi-ju ; et al.	2014-08-28
Memory System And Method Of Mapping Address Using The Same App 20140149652 - PARK; Chul-Woo ; et al.	2014-05-29
Method for performing handoff from WiBro(WIMAX) service to wireless LAN service and terminal apparatus using the same title App 20080025262 - Kim; Jeong Min ; et al.	2008-01-31
Method and system for transmitting voice data by using wireless LAN and bluetooth App 20080026695 - Choi; Hyo Jin ; et al.	2008-01-31
Method and system for transmitting voice data by using wireless LAN and bluetooth App 20080026696 - Choi; Hyo Jin ; et al.	2008-01-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.