loadpatents
name:-0.039355993270874
name:-0.028438091278076
name:-0.0034220218658447
Cho; Hoo-Sung Patent Filings

Cho; Hoo-Sung

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cho; Hoo-Sung.The latest application filed is for "memory device".

Company Profile
3.30.39
  • Cho; Hoo-Sung - Yongin-si KR
  • Cho; Hoo-Sung - Seoul KR
  • Cho; Hoo-Sung - Gyeonggi-do N/A KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Vertical memory devices and methods of manufacturing the same
Grant RE48,482 - Lee , et al. March 23, 2
2021-03-23
Memory device
Grant 10,446,580 - Yun , et al. Oc
2019-10-15
Memory Device
App 20190206891 - YUN; JANG GN ;   et al.
2019-07-04
Vertical memory devices and methods of manufacturing the same
Grant 10,304,847 - Lee , et al.
2019-05-28
Memory devices
Grant 10,242,999 - Yun , et al.
2019-03-26
Vertical memory devices and methods of manufacturing the same
Grant 10,090,314 - Lee , et al. October 2, 2
2018-10-02
Vertical Memory Devices And Methods Of Manufacturing The Same
App 20180211968 - Lee; Seung-Min ;   et al.
2018-07-26
Memory Devices
App 20180083030 - YUN; JANG GN ;   et al.
2018-03-22
Vertical Memory Devices And Methods Of Manufacturing The Same
App 20170271351 - Lee; Seung-Min ;   et al.
2017-09-21
Vertical memory devices
Grant 9,698,151 - Lee , et al. July 4, 2
2017-07-04
Semiconductor device having sufficient process margin and method of forming same
Grant 9,673,195 - Ryoo , et al. June 6, 2
2017-06-06
Vertical Memory Devices
App 20170103993 - LEE; Seung-Min ;   et al.
2017-04-13
Semiconductor device
Grant 9,570,446 - Woo , et al. February 14, 2
2017-02-14
Semiconductor device having interconnection line
Grant 9,263,576 - Yun , et al. February 16, 2
2016-02-16
Fabricating method of customized mask and fabricating method of semiconductor device using customized mask
Grant 9,230,866 - Lee , et al. January 5, 2
2016-01-05
Semiconductor Device Having Interconnection Line
App 20150380549 - YUN; JANG-GN ;   et al.
2015-12-31
Wiring structures for three-dimensional semiconductor devices
Grant 9,165,611 - Yun , et al. October 20, 2
2015-10-20
Methods Of Manufacturing Non-volatile Memory Devices
App 20150147858 - KIM; Kyoung-Hoon ;   et al.
2015-05-28
Semiconductor Device Having Sufficient Process Margin And Method Of Forming Same
App 20140231925 - RYOO; Man-Hyoung ;   et al.
2014-08-21
Wiring Structures For Three-dimensional Semiconductor Devices
App 20140203442 - Yun; Jang-Gn ;   et al.
2014-07-24
Fabricating Method Of Customized Mask And Fabricating Method Of Semiconductor Device Using Customized Mask
App 20140199789 - LEE; Jae-Han ;   et al.
2014-07-17
Non-volatile Memory Devices And Methods Of Manufacturing The Same
App 20130105877 - KIM; Kyoung-Hoon ;   et al.
2013-05-02
Semiconductor device having driving transistors
Grant 8,258,517 - Yun , et al. September 4, 2
2012-09-04
Semiconductor device
Grant 8,222,742 - Cho , et al. July 17, 2
2012-07-17
Semiconductor device having sufficient process margin and method of forming same
Grant 8,193,047 - Ryoo , et al. June 5, 2
2012-06-05
Full CMOS SRAM
Grant 8,154,910 - Park , et al. April 10, 2
2012-04-10
Methods of forming semiconductor devices having self-aligned bodies
Grant 8,084,306 - Jeong , et al. December 27, 2
2011-12-27
Semiconductor device having sufficient process margin and method of forming same
App 20110156159 - Ryoo; Man-Hyoung ;   et al.
2011-06-30
Full Cmos Sram
App 20100195375 - PARK; Han-byung ;   et al.
2010-08-05
Semiconductor device having sufficient process margin and method of forming same
App 20100190303 - Ryoo; Man-Hyoung ;   et al.
2010-07-29
Methods of forming nand-type nonvolatile memory devices
Grant 7,709,323 - Cho , et al. May 4, 2
2010-05-04
Memory device including 3-dimensionally arranged memory cell transistors and methods of operating the same
Grant 7,701,771 - Jeong , et al. April 20, 2
2010-04-20
Stacked memory and method for forming the same
Grant 7,683,404 - Jang , et al. March 23, 2
2010-03-23
Semiconductor device with three-dimensional array structure
Grant 7,646,664 - Cho , et al. January 12, 2
2010-01-12
Semiconductor memory device
App 20100001337 - Kim; Han-Soo ;   et al.
2010-01-07
Semiconductor device
App 20090315187 - Cho; Hoo-Sung ;   et al.
2009-12-24
Semiconductor Device Having Driving Transistors
App 20090294821 - YUN; Jong-In ;   et al.
2009-12-03
Semiconductor Device With Resistor And Method Of Fabricating Same
App 20090278189 - CHO; Hoo-Sung ;   et al.
2009-11-12
Methods Of Forming Nand-type Nonvolatile Memory Devices
App 20090233405 - Cho; Hoo-Sung ;   et al.
2009-09-17
Methods Of Forming Semiconductor Devices Having Self-aligned Bodies
App 20090181511 - Jeong; Jae Hun ;   et al.
2009-07-16
Nand-type non-volatile memory device
Grant 7,554,140 - Cho , et al. June 30, 2
2009-06-30
Semiconductor device having body contact through gate and method of fabricating the same
Grant 7,473,590 - Jeong , et al. January 6, 2
2009-01-06
Hand-type nonvolatile memory device and method of forming the same
App 20080085582 - Cho; Hoo-Sung ;   et al.
2008-04-10
Semiconductor Device With Three-dimensional Array Structure
App 20080084729 - Cho; Hoo-Sung ;   et al.
2008-04-10
Semiconductor devices having substrate plug and methods of forming the same
App 20080073717 - Ha; Tae-Hong ;   et al.
2008-03-27
Stacked memory and method for forming the same
App 20080067573 - Jang; Young-Chul ;   et al.
2008-03-20
Memory device including 3-dimensionally arranged memory cell transistors and methods of operating the same
App 20080031048 - Jeong; Jae-Hun ;   et al.
2008-02-07
Semiconductor Device Having Sufficient Process Margin And Method Of Forming Same
App 20070190812 - RYOO; Man-Hyoung ;   et al.
2007-08-16
Semiconductor device having sufficient process margin and method of forming same
Grant 7,221,031 - Ryoo , et al. May 22, 2
2007-05-22
Semiconductor device having a merged region and method of fabrication
Grant 7,112,856 - Cho , et al. September 26, 2
2006-09-26
Semiconductor Device Having A Merged Region And Method Of Fabrication
App 20060189088 - CHO; Kang-Sik ;   et al.
2006-08-24
Semiconductor devices having self-aligned bodies and methods of forming the same
App 20060113599 - Jeong; Jae-Hun ;   et al.
2006-06-01
Semiconductor device having body contact through gate and method of fabricating the same
App 20060019434 - Jeong; Jae-Hun ;   et al.
2006-01-26
Semiconductor device having sufficient process margin and method of forming same
App 20050012157 - Ryoo, Man-Hyoung ;   et al.
2005-01-20
Semiconductor device having a merged region and method of fabrication
App 20040007744 - Cho, Kang-Sik ;   et al.
2004-01-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed