loadpatents
name:-0.0077569484710693
name:-0.012396097183228
name:-0.00040507316589355
CHO; Deok-Ho Patent Filings

CHO; Deok-Ho

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHO; Deok-Ho.The latest application filed is for "method of fabricating semiconductor package".

Company Profile
0.10.4
  • CHO; Deok-Ho - Seoul KR
  • Cho; Deok-Ho - Taejon KR
  • Cho, Deok Ho - Daejeon Kwangyeok-shi KR
  • Cho; Deok-Ho - Daejeon KR
  • Cho; Deok Ho - Daejon-shi KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method Of Fabricating Semiconductor Package
App 20140235016 - PARK; Jong-Moon ;   et al.
2014-08-21
Method of manufacturing bipolar device and structure thereof
Grant 6,552,374 - Han , et al. April 22, 2
2003-04-22
Method of manufacturing bipolar device and structure thereof
App 20020094654 - Han, Tae-Hyeon ;   et al.
2002-07-18
Method of manufacturing bipolar device and structure thereof
App 20020079510 - Han, Tae-Hyeon ;   et al.
2002-06-27
Bipolar junction device
App 20020058388 - Ryum, Byung Ryul ;   et al.
2002-05-16
Method for fabricating of super self-aligned bipolar transistor
Grant 6,190,984 - Ryum , et al. February 20, 2
2001-02-20
Si/SiGe MOSFET and method for fabricating the same
Grant 6,124,614 - Ryum , et al. September 26, 2
2000-09-26
Si/SiGe MOSFET and method for fabricating the same
Grant 5,981,345 - Ryum , et al. November 9, 1
1999-11-09
Method of manufacturing a silicon/silicon germanium heterojunction bipolar transistor
Grant 5,897,359 - Cho , et al. April 27, 1
1999-04-27
Method for fabricating heterojunction bipolar transistor
Grant 5,798,277 - Ryum , et al. August 25, 1
1998-08-25
Method for fabricating semiconductor device isolation region using a trench mask
Grant 5,696,020 - Ryum , et al. December 9, 1
1997-12-09
Silicon-silicon-germanium heterojunction bipolar transistor fabrication method
Grant 5,668,022 - Cho , et al. September 16, 1
1997-09-16
Method for making bipolar transistor having an enhanced trench isolation
Grant 5,496,745 - Ryum , et al. March 5, 1
1996-03-05
Method for fabricating bipolar transistor
Grant 5,484,737 - Ryum , et al. January 16, 1
1996-01-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed