loadpatents
name:-0.0079259872436523
name:-0.011492013931274
name:-0.0029909610748291
Chiu; Chwei-Ching Patent Filings

Chiu; Chwei-Ching

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chiu; Chwei-Ching.The latest application filed is for "method for forming semiconductor device structure having conductive structure with twin boundaries".

Company Profile
3.10.8
  • Chiu; Chwei-Ching - Hsinchu TW
  • CHIU; Chwei-Ching - Hsinchu City TW
  • Chiu; Chwei-Ching - Hsin-Chu TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method for forming semiconductor device structure having conductive structure with twin boundaries
Grant 10,475,742 - Lin , et al. Nov
2019-11-12
Method for forming semiconductor device structure having conductive structure with twin boundaries
Grant 10,283,450 - Lin , et al.
2019-05-07
Method For Forming Semiconductor Device Structure Having Conductive Structure With Twin Boundaries
App 20190103351 - LIN; Jian-Hong ;   et al.
2019-04-04
Method of manufacturing a semiconductor device
Grant 9,941,159 - Lin , et al. April 10, 2
2018-04-10
Semiconductor device components and methods
Grant 9,875,964 - Lin , et al. January 23, 2
2018-01-23
Method For Forming Semiconductor Device Structure Having Conductive Structure With Twin Boundaries
App 20170338178 - LIN; Jian-Hong ;   et al.
2017-11-23
Interconnect structure with twin boundaries and method for forming the same
Grant 9,761,523 - Lin , et al. September 12, 2
2017-09-12
Interconnect Structure With Twin Boundaries And Method For Forming The Same
App 20170053865 - LIN; Jian-Hong ;   et al.
2017-02-23
Method Of Manufacturing A Semiconductor Device
App 20160372368 - LIN; Jian-Hong ;   et al.
2016-12-22
MiM capacitor
Grant 9,502,886 - Wang , et al. November 22, 2
2016-11-22
Semiconductor device, layout design and method for manufacturing a semiconductor device
Grant 9,449,919 - Lin , et al. September 20, 2
2016-09-20
Semiconductor Device, Layout Design And Method For Manufacturing A Semiconductor Device
App 20160240472 - LIN; Jian-Hong ;   et al.
2016-08-18
Semiconductor Device Components and Methods
App 20140145194 - Lin; Bi-Ling ;   et al.
2014-05-29
Semiconductor device components and methods
Grant 8,648,592 - Lin , et al. February 11, 2
2014-02-11
Semiconductor Device Components and Methods
App 20130063175 - Lin; Bi-Ling ;   et al.
2013-03-14
Test carrier for attaching a semiconductor device
Grant 6,127,833 - Wu , et al. October 3, 2
2000-10-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed