Chitnis; Kedar Satish

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chitnis; Kedar Satish.The latest application filed is for "method and system for boot time optimization of embedded multiprocessor systems".

Company Profile

5.5.8

Chitnis; Kedar Satish - Bangalore IN
Chitnis; Kedar Satish - Bengaluru IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method And System For Boot Time Optimization Of Embedded Multiprocessor Systems App 20210232406 - Marathe; Yogesh Vikram ; et al.	2021-07-29
Safe, Secure, Virtualized, Domain Specific Hardware Accelerator App 20210117254 - Chitnis; Kedar Satish ; et al.	2021-04-22
Scheduling of External Block Based Data Processing Tasks on a Hardware Thread Scheduler App 20210103465 - Sanghvi; Hetul ; et al.	2021-04-08
Method and system for boot time optimization of embedded multiprocessor systems Grant 10,956,169 - Marathe , et al. March 23, 2	2021-03-23
Safe, secure, virtualized, domain specific hardware accelerator Grant 10,929,209 - Chitnis , et al. February 23, 2	2021-02-23
Scheduling of external block based data processing tasks on a hardware thread scheduler Grant 10,908,946 - Sanghvi , et al. February 2, 2	2021-02-02
Safe, Secure, Virtualized, Domain Specific Hardware Accelerator App 20200210256 - CHITNIS; Kedar Satish ; et al.	2020-07-02
Scheduling of concurrent block based data processing tasks on a hardware thread scheduler Grant 10,489,206 - Sanghvi , et al. Nov	2019-11-26
Scheduling of External Block Based Data Processing Tasks on a Hardware Thread Scheduler App 20180189102 - Sanghvi; Hetul ; et al.	2018-07-05
Scheduling of Concurrent Block Based Data Processing Tasks on a Hardware Thread Scheduler App 20180189105 - Sanghvi; Hetul ; et al.	2018-07-05
Method and System for Boot Time Optimization of Embedded Multiprocessor Systems App 20170123810 - Marathe; Yogesh Vikram ; et al.	2017-05-04
Processing image frames in different formats with reduced memory requirements in digital still cameras Grant 8,228,395 - Chitnis , et al. July 24, 2	2012-07-24
Processing Image Frames In Different Formats With Reduced Memory Requirements In Digital Still Cameras App 20100165151 - Chitnis; Kedar Satish ; et al.	2010-07-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.