loadpatents
name:-0.026210069656372
name:-0.013154029846191
name:-0.0076668262481689
Chitlur; Nagabhushan Patent Filings

Chitlur; Nagabhushan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chitlur; Nagabhushan.The latest application filed is for "system, method and apparatus for peer-to-peer communication".

Company Profile
8.14.29
  • Chitlur; Nagabhushan - Portland OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System, Method And Apparatus For Peer-to-peer Communication
App 20220269433 - Pal; Rahul ;   et al.
2022-08-25
Modular accelerator function unit (AFU) design, discovery, and reuse
Grant 11,416,300 - Marolia , et al. August 16, 2
2022-08-16
Workload Execution Based On Device Characteristics
App 20220206864 - NADATHUR; Sundar ;   et al.
2022-06-30
Unified address space for multiple links
Grant 11,372,787 - Kakaiya , et al. June 28, 2
2022-06-28
Remote Storage For Hardware Microservices Hosted On Xpus And Soc-xpu Platforms
App 20220113911 - KURIATA; Andrzej ;   et al.
2022-04-14
Circuit card with coherent interconnect
Grant 11,251,576 - Blevins , et al. February 15, 2
2022-02-15
Platform interface layer and protocol for accelerators
Grant 11,194,753 - Marolia , et al. December 7, 2
2021-12-07
Flushing Cache Lines Involving Persistent Memory
App 20210182187 - Raghava; Sharath ;   et al.
2021-06-17
Execution unit accelerator
Grant 10,929,134 - Sripada , et al. February 23, 2
2021-02-23
Execution Unit Accelerator
App 20200409700 - Sripada; Radhakrishna ;   et al.
2020-12-31
Modular Accelerator Function Unit (afu) Design, Discovery, And Reuse
App 20200174841 - MAROLIA; Pratik M. ;   et al.
2020-06-04
Methods And Apparatus For Accelerating Virtual Machine Migration
App 20200026556 - Chitlur; Nagabhushan ;   et al.
2020-01-23
Circuit Card With Coherent Interconnect
App 20190044293 - Blevins; Dirk ;   et al.
2019-02-07
Platform Interface Layer And Protocol For Accelerators
App 20190042518 - Marolia; Pratik M. ;   et al.
2019-02-07
System With Programmable Multi-context Accelerator Circuitry
App 20190042329 - Kakaiya; Utkarsh Y. ;   et al.
2019-02-07
Unified Address Space For Multiple Links
App 20190034367 - Kakaiya; Utkarsh ;   et al.
2019-01-31
Reconfigurable Device Manager
App 20180331900 - Kakaiya; Utkarsh Y. ;   et al.
2018-11-15
Using memory cache for a race free interrupt scheme without the use of "read clear" registers
Grant 10,019,390 - Chitlur July 10, 2
2018-07-10
Apparatus and method for heterogeneous processors mapping to virtual cores
Grant 9,639,372 - Narvaez , et al. May 2, 2
2017-05-02
Hetergeneous processor apparatus and method
Grant 9,329,900 - Narvaez , et al. May 3, 2
2016-05-03
Method, Apparatus, And System For Low Latency Communication
App 20140281276 - Marolia; Pratik M. ;   et al.
2014-09-18
Hetergeneous Processor Apparatus And Method
App 20140189704 - Narvaez; Paolo ;   et al.
2014-07-03
Hetergeneous Processor Apparatus And Method
App 20140189299 - Narvaez; Paolo ;   et al.
2014-07-03
Race Free Interrupt
App 20130262727 - CHITLUR; Nagabhushan
2013-10-03
Dynamic accelerator reconfiguration via compiler-inserted initialization message and configuration address and size information
Grant 8,473,715 - Stillwell, Jr. , et al. June 25, 2
2013-06-25
Method and apparatus for coherent device initialization and access
Grant 8,082,418 - Stillwell, Jr. , et al. December 20, 2
2011-12-20
Method And Apparatus For Coherent Device Initialization And Access
App 20110246691 - Stillwell, JR.; Paul M. ;   et al.
2011-10-06
Coherent input output device
Grant 7,930,459 - Chitlur , et al. April 19, 2
2011-04-19
Method And Apparatus For Coherent Device Initialization And Access
App 20100077179 - Stillwell, JR.; Paul M. ;   et al.
2010-03-25
Method and apparatus of implementing control and status registers using coherent system memory
App 20090327564 - Chitlur; Nagabhushan
2009-12-31
Low latency message passing mechanism
Grant 7,617,363 - Chitlur , et al. November 10, 2
2009-11-10
Coherent Input Output Device
App 20090089468 - Chitlur; Nagabhushan ;   et al.
2009-04-02
Low latency interface between device driver and network interface card
App 20090089475 - Chitlur; Nagabhushan ;   et al.
2009-04-02
Method and apparatus to implement cache-coherent network interfaces
App 20080052463 - Chitlur; Nagabhushan ;   et al.
2008-02-28
Low latency message passing mechanism
App 20070073976 - Chitlur; Nagabhushan ;   et al.
2007-03-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed