Chiou; Yao-De

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chiou; Yao-De.The latest application filed is for "semiconductor device and a method for fabricating the same".

Company Profile

5.8.7

Chiou; Yao-De - Zhongli TW
CHIOU; Yao-De - Zhongli City TW
Chiou; Yao-De - Taoyuan County TW
Chiou; Yao-De - Taoyuan TW
CHIOU; Yao-De - Taoyuan City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device and a method for fabricating the same Grant 11,404,558 - Chiou , et al. August 2, 2	2022-08-02
Semiconductor Device And A Method For Fabricating The Same App 20200235225 - CHIOU; Yao-De ; et al.	2020-07-23
Semiconductor device and a method for fabricating the same Grant 10,651,289 - Chiou , et al.	2020-05-12
Semiconductor device and method for fabricating the same Grant 10,529,824 - Chiou , et al. J	2020-01-07
Source and drain formation technique for fin-like field effect transistor Grant 10,510,762 - Chiou , et al. Dec	2019-12-17
Semiconductor Device And A Method For Fabricating The Same App 20190109211 - CHIOU; Yao-De ; et al.	2019-04-11
Semiconductor Device And Method For Fabricating The Same App 20180337254 - CHIOU; Yao-De ; et al.	2018-11-22
Semiconductor device and a method for fabricating the same Grant 10,134,872 - Chiou , et al. November 20, 2	2018-11-20
Source and Drain Formation Technique for Fin-Like Field Effect Transistor App 20180175046 - Chiou; Yao-De ; et al.	2018-06-21
Semiconductor Device And A Method For Fabricating The Same App 20170186743 - CHIOU; Yao-De ; et al.	2017-06-29
Method of forming semiconductor structure with anti-punch through structure Grant 9,595,442 - Wen , et al. March 14, 2	2017-03-14
Fin Field Effect Transistor (finfet) Device Structure With Ge-doped Inter-layer Dielectric (ild) Structure App 20160254385 - WEN; Tsung-Yao ; et al.	2016-09-01
Fin field effect transistor (FinFET) device structure with Ge-doped inter-layer dielectric (ILD) structure Grant 9,425,317 - Wen , et al. August 23, 2	2016-08-23
Method Of Forming Semiconductor Structure With Anti-punch Through Structure App 20160218007 - WEN; Tsung-Yao ; et al.	2016-07-28
Method of forming semiconductor structure with anti-punch through structure Grant 9,275,905 - Wen , et al. March 1, 2	2016-03-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.