loadpatents
name:-0.01715087890625
name:-0.015048027038574
name:-0.0042741298675537
Chiou; Jia-Rong Patent Filings

Chiou; Jia-Rong

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chiou; Jia-Rong.The latest application filed is for "memory device and method for manufacturing the same".

Company Profile
4.13.16
  • Chiou; Jia-Rong - Hsinchu County TW
  • Chiou; Jia-Rong - Zhubei TW
  • CHIOU; Jia-Rong - Zhubei City TW
  • Chiou; Jia-Rong - Hsinchu TW
  • Chiou; Jia-Rong - Keelung TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory device
Grant 11,094,711 - Jiang , et al. August 17, 2
2021-08-17
Memory device and method for manufacturing the same
Grant 11,069,708 - Jiang , et al. July 20, 2
2021-07-20
Memory device
Grant 11,056,504 - Jiang , et al. July 6, 2
2021-07-06
Memory Device And Method For Manufacturing The Same
App 20210143170 - JIANG; Yu-Wei ;   et al.
2021-05-13
Stairstep structures in multilevel circuitry, and method for forming the same
Grant 11,004,726 - Jiang , et al. May 11, 2
2021-05-11
Memory Device
App 20210126006 - JIANG; Yu-Wei ;   et al.
2021-04-29
Memory Device
App 20210118900 - JIANG; Yu-Wei ;   et al.
2021-04-22
Three dimensional memory device and method for fabricating the same
Grant 10,685,971 - Jiang , et al.
2020-06-16
Three Dimensional Memory Device And Method For Fabricating The Same
App 20200119025 - JIANG; Yu-Wei ;   et al.
2020-04-16
Memory Device And Manufacturing Method For The Same
App 20200091163 - JIANG; Yu-Wei ;   et al.
2020-03-19
Three dimensional memory device and method for fabricating the same
Grant 10,475,808 - Jiang , et al. Nov
2019-11-12
Three-dimensional semiconductor device and method of manufacturing the same
Grant 10,340,281 - Jiang , et al.
2019-07-02
Stairstep Structures In Multilevel Circuitry, And Method For Forming The Same
App 20190131170 - Jiang; Yu-Wei ;   et al.
2019-05-02
Three Dimensional Memory Device And Method For Fabricating The Same
App 20190067315 - Jiang; Yu-Wei ;   et al.
2019-02-28
Method for forming a 3-D memory device and the 3-D memory device formed thereby
Grant 10,134,754 - Jiang , et al. November 20, 2
2018-11-20
Three-dimensional Semiconductor Device And Method Of Manufacturing The Same
App 20180269214 - Jiang; Yu-Wei ;   et al.
2018-09-20
Method For Forming A Semiconductor Structure And The Semiconductor Structure Formed Thereby
App 20180261622 - Jiang; Yu-Wei ;   et al.
2018-09-13
Three Dimensional Memory Device And Method For Fabricating The Same
App 20180261620 - Lee; Guan-Ru ;   et al.
2018-09-13
Semiconductor structure having gate replacement and method for manufacturing the same
Grant 10,002,879 - Jiang , et al. June 19, 2
2018-06-19
Semiconductor Structure Having Gate Replacement And Method For Manufacturing The Same
App 20170294444 - Jiang; Yu-Wei ;   et al.
2017-10-12
Contact structure for thin film semiconductor
Grant 9,627,498 - Chiou , et al. April 18, 2
2017-04-18
Contact Structure For Thin Film Semiconductor
App 20160343821 - CHIOU; JIA-RONG ;   et al.
2016-11-24
Method for forming oxide on ONO structure
Grant 7,919,372 - Wang , et al. April 5, 2
2011-04-05
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof
Grant 7,241,558 - Huang , et al. July 10, 2
2007-07-10
Method for Forming Oxide on Ono Structure
App 20070117353 - Wang; Chih Hao ;   et al.
2007-05-24
Method for forming oxide on ONO structure
Grant 7,183,166 - Wang , et al. February 27, 2
2007-02-27
Method for forming oxide on ONO structure
App 20050110102 - Wang, Chih-Hao ;   et al.
2005-05-26
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof
App 20040087181 - Huang, Chong-Jen ;   et al.
2004-05-06
Method utilizing dummy patterns to fabricate active region for stabilizing lithographic process
App 20030212981 - Huang, Chong-Jen ;   et al.
2003-11-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed