Chintarlapalli Reddy; Harikrishna
Patent Applications and Registrations
Patent applications and USPTO patent grants for Chintarlapalli Reddy; Harikrishna.The latest application filed is for "cell architecture with an additional oxide diffusion region".
- Chintarlapalli Reddy; Harikrishna - Bengaluru IN
- Chintarlapalli Reddy; HariKrishna - Bangalore IN
| Patent | Date |
|---|---|
| Thin-film resistors with flexible terminal placement for area saving Grant 11,424,054 - Chintarlapalli Reddy , et al. August 23, 2 | 2022-08-23 |
| Cell Architecture With An Additional Oxide Diffusion Region App 20220181325 - CHINTARLAPALLI REDDY; Harikrishna ; et al. | 2022-06-09 |
| Thin-film Resistors With Flexible Terminal Placement For Area Saving App 20210287829 - CHINTARLAPALLI REDDY; Harikrishna ; et al. | 2021-09-16 |
| Thin-film resistors with flexible terminal placement for area saving Grant 11,056,253 - Chintarlapalli Reddy , et al. July 6, 2 | 2021-07-06 |
| Analog-mixed signal circuit cells with universal Fin pitch and poly pitch Grant 10,978,437 - Holland , et al. April 13, 2 | 2021-04-13 |
| Analog-mixed Signal Circuit Cells With Universal Fin Pitch And Poly Pitch App 20200411500 - HOLLAND; Jonathan ; et al. | 2020-12-31 |
| Thin-film Resistors With Flexible Terminal Placement For Area Saving App 20200303094 - CHINTARLAPALLI REDDY; Harikrishna ; et al. | 2020-09-24 |
| Cell architecture with intrinsic decoupling capacitor Grant 10,163,884 - Chintarlapalli Reddy , et al. Dec | 2018-12-25 |
| Stacked common gate finFET devices for area optimization Grant 9,397,101 - Chintarlapalli Reddy , et al. July 19, 2 | 2016-07-19 |
| Double Patterned Stacking Technique App 20150287709 - CHINTARLAPALLI REDDY; HariKrishna ; et al. | 2015-10-08 |
| Stacked Common Gate Finfet Devices For Area Optimization App 20150255461 - CHINTARLAPALLI REDDY; HariKrishna ; et al. | 2015-09-10 |
| Length-of-diffusion protected circuit and method of design Grant 9,093,995 - Bellur , et al. July 28, 2 | 2015-07-28 |
| Length-of-diffusion Protected Circuit And Method Of Design App 20140354338 - Bellur; Kashyap Ramachandra ; et al. | 2014-12-04 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 