Patent | Date |
---|
Digital signal processing block with preadder stage Grant 8,543,635 - Simkins , et al. September 24, 2 | 2013-09-24 |
Programmable device with dynamic DSP architecture Grant 8,495,122 - Simkins , et al. July 23, 2 | 2013-07-23 |
Determining timing paths within a circuit block of a programmable integrated circuit Grant 8,117,577 - Vadi , et al. February 14, 2 | 2012-02-14 |
Digital signal processing element having an arithmetic logic unit Grant 7,882,165 - Simkins , et al. February 1, 2 | 2011-02-01 |
Digital signal processing circuit having an adder circuit with carry-outs Grant 7,870,182 - Thendean , et al. January 11, 2 | 2011-01-11 |
Digital signal processing block having a wide multiplexer Grant 7,865,542 - New , et al. January 4, 2 | 2011-01-04 |
Digital signal processing circuit having a pattern circuit for determining termination conditions Grant 7,860,915 - Vadi , et al. December 28, 2 | 2010-12-28 |
Digital signal processing circuit having a SIMD circuit Grant 7,853,634 - Simkins , et al. December 14, 2 | 2010-12-14 |
Architectural floorplan for a digital signal processing circuit Grant 7,853,632 - Ching , et al. December 14, 2 | 2010-12-14 |
Digital signal processing circuit having a pattern detector circuit for convergent rounding Grant 7,853,636 - New , et al. December 14, 2 | 2010-12-14 |
Digital signal processing circuit having a pattern detector circuit Grant 7,849,119 - Vadi , et al. December 7, 2 | 2010-12-07 |
Digital signal processing circuit having a pre-adder circuit Grant 7,844,653 - Simkins , et al. November 30, 2 | 2010-11-30 |
Digital signal processing circuit having input register blocks Grant 7,840,627 - Simkins , et al. November 23, 2 | 2010-11-23 |
Arithmetic logic unit circuit Grant 7,840,630 - Wong , et al. November 23, 2 | 2010-11-23 |
Digital Signal Processing Block With Preadder Stage App 20100191786 - Simkins; James M. ;   et al. | 2010-07-29 |
Applications of cascading DSP slices Grant 7,567,997 - Simkins , et al. July 28, 2 | 2009-07-28 |
Automatic tap delay calibration for precise digital phase shift Grant 7,564,283 - Logue , et al. July 21, 2 | 2009-07-21 |
Arithmetic circuit with multiplexed addend inputs Grant 7,480,690 - Simkins , et al. January 20, 2 | 2009-01-20 |
Programmable logic device with cascading DSP slices Grant 7,472,155 - Simkins , et al. December 30, 2 | 2008-12-30 |
Programmable logic device with pipelined DSP slices Grant 7,467,175 - Simkins , et al. December 16, 2 | 2008-12-16 |
Mathematical circuit with dynamic rounding Grant 7,467,177 - Simkins , et al. December 16, 2 | 2008-12-16 |
Method and apparatus for configuring the operating speed of a programmable logic device through a self-timed reference circuit Grant 7,417,918 - Hao , et al. August 26, 2 | 2008-08-26 |
Circuit for and method of implementing a content addressable memory in a programmable logic device Grant 7,248,491 - Ching , et al. July 24, 2 | 2007-07-24 |
Memory device and method of transferring data in memory device Grant 7,242,633 - Ching , et al. July 10, 2 | 2007-07-10 |
Digital signal processing circuit having a pattern circuit for determining termination conditions App 20060288070 - Vadi; Vasisht Mantra ;   et al. | 2006-12-21 |
Digital signal processing circuit having a SIMD circuit App 20060288069 - Simkins; James M. ;   et al. | 2006-12-21 |
Digital signal processing circuit having an adder circuit with carry-outs App 20060230096 - Thendean; John M. ;   et al. | 2006-10-12 |
Digital signal processing circuit having input register blocks App 20060230094 - Simkins; James M. ;   et al. | 2006-10-12 |
Digital signal processing circuit having a pattern detector circuit for convergent rounding App 20060230093 - New; Bernard J. ;   et al. | 2006-10-12 |
Digital signal processing circuit having a pre-adder circuit App 20060230095 - Simkins; James M. ;   et al. | 2006-10-12 |
Architectural floorplan for a digital signal processing circuit App 20060230092 - Ching; Alvin Y. ;   et al. | 2006-10-12 |
Digital signal processing block having a wide multiplexer App 20060212499 - New; Bernard J. ;   et al. | 2006-09-21 |
Arithmetic logic unit circuit App 20060206557 - Wong; Anna Wing Wah ;   et al. | 2006-09-14 |
Digital signal processing circuit having a pattern detector circuit App 20060195496 - Vadi; Vasisht Mantra ;   et al. | 2006-08-31 |
Digital signal processing element having an arithmetic logic unit App 20060190516 - Simkins; James M. ;   et al. | 2006-08-24 |
Applications of cascading DSP slices App 20050144215 - Simkins, James M. ;   et al. | 2005-06-30 |
Programmable logic device with pipelined DSP slices App 20050144211 - Simkins, James M. ;   et al. | 2005-06-30 |
Mathematical circuit with dynamic rounding App 20050144213 - Simkins, James M. ;   et al. | 2005-06-30 |
Programmable logic device with cascading DSP slices App 20050144212 - Simkins, James M. ;   et al. | 2005-06-30 |
Programmable logic device with dynamic DSP architecture App 20050144210 - Simkins, James M. ;   et al. | 2005-06-30 |
Arithmetic circuit with multiplexed addend inputs App 20050144216 - Simkins, James M. ;   et al. | 2005-06-30 |
Digital phase shifter Grant 6,775,342 - Young , et al. August 10, 2 | 2004-08-10 |
Clock-gating circuit for reducing power consumption Grant 6,204,695 - Alfke , et al. March 20, 2 | 2001-03-20 |