loadpatents
Patent applications and USPTO patent grants for Chiang; Kai-Hsiang.The latest application filed is for "method of partially attaching an material for various types of printed circuit boards".
Patent | Date |
---|---|
Sense amplifier and method for bit line voltage compensation thereof Grant 9,881,677 - Hung , et al. January 30, 2 | 2018-01-30 |
Structure for connecting a USB communication interface in a flash memory card by the height difference of a rigid flexible board Grant 7,834,276 - Chou , et al. November 16, 2 | 2010-11-16 |
Method of partially attaching an additional attaching material for various types of printed circuit boards Grant 7,752,746 - Chen , et al. July 13, 2 | 2010-07-13 |
Method of partially attaching an material for various types of printed circuit boards App 20090056117 - Chen; Yu-Jen ;   et al. | 2009-03-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.